From nobody Thu Apr 9 00:20:50 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 26934ECAAA1 for ; Mon, 31 Oct 2022 16:47:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231886AbiJaQrk (ORCPT ); Mon, 31 Oct 2022 12:47:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40334 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231709AbiJaQrb (ORCPT ); Mon, 31 Oct 2022 12:47:31 -0400 Received: from mail-wr1-x42a.google.com (mail-wr1-x42a.google.com [IPv6:2a00:1450:4864:20::42a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 45C5B12AA3 for ; Mon, 31 Oct 2022 09:47:30 -0700 (PDT) Received: by mail-wr1-x42a.google.com with SMTP id o4so16817434wrq.6 for ; Mon, 31 Oct 2022 09:47:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NOvjAXevhTkIKEozXkDl99JqlY+Qi6ewDIiwMUqw+eI=; b=qY2IeKDRG1F4poEQPiAWWwD+glIBmz2L95iZxZiagfOCWZPnnMTf3cBx/VNmUR3OSl O2CLdUJ8mHfln5H75LZ1mzfbQ/cAL6C3oMFXSNSbbavXhhQNkMD2qQ897BCUKTSa+SHS L4bV0YSEwLQQeIegTJV3MIJgFJSYs5K5tdIR8H2MRRYvESbxB8zqP7qdblVFmAIFgm5o IycEid4/5BbtDlltxbKqLS9INDgq8xCg13tVBe+RaIVPMTe6gCdrWRLx8yjueLjRmeC+ JWLK42+UZHM2V5bL1ZYpVuUu1r3KY9BDCEn/a5Z1YyiuGrHONQQ2NKE7BnRGprS0Mqev vV0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NOvjAXevhTkIKEozXkDl99JqlY+Qi6ewDIiwMUqw+eI=; b=Xx8ic7cCQkDqt8SFK58XmA595cAE+zwnwLD7yv1BHj0aWPpg0qvVI01rYtZ475KAvq mDZn8/md449+8LTIpQL7dOuX+G7XkTCr0+InO0MnLpONxCsZfHpd866+Fyhni3SUYp5P PjlSa6pLYQnFCtkkepVBQBwbDUr54r6PbGFt8Pk44QTLORMvpZkyBwaAgv8ZQq348k8a Jxcil29FZciAo53Y/B+oQwZmZqev+8zeXAKYiGTP0gGXK52OpsQpPRlC/b7DIJIGhDaH 2hITbebpne/Jzv8vyCXh8hoZMD9HGzZe10gI7hHcpua4g6HF3cBpex4eHiuz/fgBAubm jupQ== X-Gm-Message-State: ACrzQf0ny9vH+CKq7H7aGePTyMbCJF+PhLvUbvx6UUIu5dg11pQZP0WU 5Zo3ZGnjenCcUv7f+QRbM1DrTA== X-Google-Smtp-Source: AMsMyM70WHblAByJ4Qi+nU6doCl8thqDKuH5Zl1XoFQhfj9UxiE9dDkzhRNahah6ucvCPCN5k67C1Q== X-Received: by 2002:adf:da4f:0:b0:236:cdd4:4ce2 with SMTP id r15-20020adfda4f000000b00236cdd44ce2mr3330832wrl.626.1667234848824; Mon, 31 Oct 2022 09:47:28 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id q8-20020a05600c46c800b003b4868eb71bsm7488871wmo.25.2022.10.31.09.47.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 09:47:28 -0700 (PDT) From: Neil Armstrong Date: Mon, 31 Oct 2022 17:47:25 +0100 Subject: [PATCH 1/4] dt-bindings: reset: document Odroid Go Ultra power-off MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20221031-b4-odroid-go-ultra-initial-v1-1-42e3dbea86d5@linaro.org> References: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> In-Reply-To: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> To: Martin Blumenstingl , Krzysztof Kozlowski , Rob Herring , Kevin Hilman , Sebastian Reichel , Jerome Brunet Cc: linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.10.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Hardkernel Odroid Go Ultra poweroff scheme requires requesting a powero= ff to its two PMICs in order, this represents the poweroff scheme needed to co= mplet a clean poeroff of the system. Signed-off-by: Neil Armstrong --- .../reset/hardkernel,odroid-go-ultra-poweroff.yaml | 42 ++++++++++++++++++= ++++ 1 file changed, 42 insertions(+) diff --git a/Documentation/devicetree/bindings/power/reset/hardkernel,odroi= d-go-ultra-poweroff.yaml b/Documentation/devicetree/bindings/power/reset/ha= rdkernel,odroid-go-ultra-poweroff.yaml new file mode 100644 index 000000000000..65e42258717c --- /dev/null +++ b/Documentation/devicetree/bindings/power/reset/hardkernel,odroid-go-ul= tra-poweroff.yaml @@ -0,0 +1,42 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/power/reset/hardkernel,odroid-go-ultra-= poweroff.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Hardkernel Odroid Go Ultra poweroff + +maintainers: + - Neil Armstrong + +description: + The Hardkernel Odroid Go Ultra poweroff scheme requires requesting a pow= eroff + to its two PMICs in order, this represents the poweroff scheme needed to= complete + a clean poeroff of the system. + +properties: + compatible: + const: hardkernel,odroid-go-ultra-poweroff + + hardkernel,rk817-pmic: + $ref: /schemas/types.yaml#/definitions/phandle + description: Phandle to the RK817 PMIC node + + hardkernel,rk818-pmic: + $ref: /schemas/types.yaml#/definitions/phandle + description: Phandle to the RK818 PMIC node + +required: + - compatible + - hardkernel,rk817-pmic + - hardkernel,rk818-pmic + +additionalProperties: false + +examples: + - | + poweroff { + compatible =3D "hardkernel,odroid-go-ultra-poweroff"; + hardkernel,rk817-pmic =3D <&rk817>; + hardkernel,rk818-pmic =3D <&rk818>; + }; --=20 b4 0.10.1 From nobody Thu Apr 9 00:20:50 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 16B07ECAAA1 for ; Mon, 31 Oct 2022 16:47:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231955AbiJaQrq (ORCPT ); Mon, 31 Oct 2022 12:47:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40380 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231827AbiJaQrd (ORCPT ); Mon, 31 Oct 2022 12:47:33 -0400 Received: from mail-wr1-x42e.google.com (mail-wr1-x42e.google.com [IPv6:2a00:1450:4864:20::42e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6910512AD7 for ; Mon, 31 Oct 2022 09:47:31 -0700 (PDT) Received: by mail-wr1-x42e.google.com with SMTP id o4so16817507wrq.6 for ; Mon, 31 Oct 2022 09:47:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xErnWFgaDg+HEqwln9TpU02EEACDpfMaLjEESgcrepc=; b=DnnOoSoK2AhVhQBp/Ch2lYXVTR7ui4LvICzoHKNz4sAnqC0sYU/1QnVYTwh8lVheLa SOMreBchmy6gq5boDFswK5fLTpE3BIPhA4HE3oAYAe2EyroMSR0EQ9D023dGU+HlEPOn ascKLRTN+V0/2aMCpOO14noYbzT6jMaA2zsUs8oxtlUpZECLih0Nr8SixehhZYYcK9rK yaE3IeSeL43BFP7rY5YbrfwiCqpq3J7M6v51DUtrp1IloZgld2lAdAe5pa8xwwast+c5 kBdTiyrvrAIlWOFwh+OrxbO0+vsGjC3cgWMD7HES4Qf2cvE+FkG8HmGTtvtdfRWMgIOZ uFiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xErnWFgaDg+HEqwln9TpU02EEACDpfMaLjEESgcrepc=; b=p5h9htx8wUh1dIxDvXSnHFSV4tSgQ4B7LDAixXmgD0pOqeDh6S2PIDf5fZGvmA07Bf CjsvBT3L3XgVzCe38wHUuAAQonUQf4zqMxyrx3z4IBo0+dKj6NDuoAh+a3oLxbO/wjd9 VVGJUaIM9JLE8mbuHzDGENR1oqc+L1/WiMuJERMKjlybek/Qjck708od1ujMJL/BaGH0 95MvhFX5+7Cvf1fNs9ArjmhOhvF7fVcVApZuWrOkqPBFTZZ6WnE6ZVxSwlIyPT1ghuqz +1NZr4NQLF5UvJrXXuycgYErjCQRnJc6o61DoxTg9NVWy8hj+0gTDBjGHzF8fU27oT9a hbiw== X-Gm-Message-State: ACrzQf1mJwKtVWVwF/hJj9sikOHMzw0cJdHdUaFL9k7sLASXg7l3Q2VY Yrf8ydBdAP+cwFvdp1jownTCCw== X-Google-Smtp-Source: AMsMyM5duokxV3j72AD+s51mhGdvgvu5dn5e7ybRmwDvcGdv24bieBhGb5F6sULHYJrafLR9/yIy0g== X-Received: by 2002:a5d:6e8e:0:b0:220:5fa1:d508 with SMTP id k14-20020a5d6e8e000000b002205fa1d508mr9151987wrz.337.1667234849903; Mon, 31 Oct 2022 09:47:29 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id q8-20020a05600c46c800b003b4868eb71bsm7488871wmo.25.2022.10.31.09.47.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 09:47:29 -0700 (PDT) From: Neil Armstrong Date: Mon, 31 Oct 2022 17:47:26 +0100 Subject: [PATCH 2/4] power: reset: add Odroid Go Ultra poweroff driver MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20221031-b4-odroid-go-ultra-initial-v1-2-42e3dbea86d5@linaro.org> References: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> In-Reply-To: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> To: Martin Blumenstingl , Krzysztof Kozlowski , Rob Herring , Kevin Hilman , Sebastian Reichel , Jerome Brunet Cc: linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.10.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Hardkernel Odroid Go Ultra poweroff scheme requires requesting a powero= ff to its two PMICs in order, this represents the poweroff scheme needed to co= mplete a clean poweroff of the system. This implement this scheme, and overrides the PSCI pm_power_off. Signed-off-by: Neil Armstrong --- drivers/power/reset/Kconfig | 7 ++ drivers/power/reset/Makefile | 1 + drivers/power/reset/odroid-go-ultra-poweroff.c | 122 +++++++++++++++++++++= ++++ 3 files changed, 130 insertions(+) diff --git a/drivers/power/reset/Kconfig b/drivers/power/reset/Kconfig index a8c46ba5878f..26860c2e05a9 100644 --- a/drivers/power/reset/Kconfig +++ b/drivers/power/reset/Kconfig @@ -141,6 +141,13 @@ config POWER_RESET_OCELOT_RESET help This driver supports restart for Microsemi Ocelot SoC and similar. =20 +config POWER_RESET_ODROID_GO_ULTRA_POWEROFF + bool "Odroid Go Ultra power-off driver" + depends on ARCH_MESON || COMPILE_TEST + depends on MFD_RK808 + help + This driver supports Power off for Odroid Go Ultra device. + config POWER_RESET_OXNAS bool "OXNAS SoC restart driver" depends on ARCH_OXNAS diff --git a/drivers/power/reset/Makefile b/drivers/power/reset/Makefile index 0a39424fc558..d763e6735ee3 100644 --- a/drivers/power/reset/Makefile +++ b/drivers/power/reset/Makefile @@ -17,6 +17,7 @@ obj-$(CONFIG_POWER_RESET_MT6323) +=3D mt6323-poweroff.o obj-$(CONFIG_POWER_RESET_OXNAS) +=3D oxnas-restart.o obj-$(CONFIG_POWER_RESET_QCOM_PON) +=3D qcom-pon.o obj-$(CONFIG_POWER_RESET_OCELOT_RESET) +=3D ocelot-reset.o +obj-$(CONFIG_POWER_RESET_ODROID_GO_ULTRA_POWEROFF) +=3D odroid-go-ultra-po= weroff.o obj-$(CONFIG_POWER_RESET_PIIX4_POWEROFF) +=3D piix4-poweroff.o obj-$(CONFIG_POWER_RESET_LTC2952) +=3D ltc2952-poweroff.o obj-$(CONFIG_POWER_RESET_QNAP) +=3D qnap-poweroff.o diff --git a/drivers/power/reset/odroid-go-ultra-poweroff.c b/drivers/power= /reset/odroid-go-ultra-poweroff.c new file mode 100644 index 000000000000..89ae21790f65 --- /dev/null +++ b/drivers/power/reset/odroid-go-ultra-poweroff.c @@ -0,0 +1,122 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (c) 2022 Neil Armstrong + */ +#include +#include +#include +#include +#include +#include +#include +#include + +static struct rk808 *rk817; +static struct rk808 *rk818; + +static void odroid_go_ultra_do_poweroff(void) +{ + int ret; + + BUG_ON(!rk817); + BUG_ON(!rk818); + + /* RK817 */ + ret =3D regmap_update_bits(rk817->regmap, RK817_SYS_CFG(3), DEV_OFF, DEV_= OFF); + if (ret) + pr_err("%s: failed to poweroff rk817\n", __func__); + + /* RK818 */ + ret =3D regmap_update_bits(rk818->regmap, RK818_DEVCTRL_REG, DEV_OFF, DEV= _OFF); + if (ret) + pr_err("%s: failed to poweroff rk817\n", __func__); + + WARN_ON(1); +} + +static int odroid_go_ultra_poweroff_get_pmic_drvdata(struct platform_devic= e *pdev, + const char *property, + struct rk808 **pmic) +{ + struct device_node *pmic_node; + struct i2c_client *pmic_client; + + pmic_node =3D of_parse_phandle(pdev->dev.of_node, property, 0); + if (!pmic_node) + return -ENODEV; + + pmic_client =3D of_find_i2c_device_by_node(pmic_node); + of_node_put(pmic_node); + if (!pmic_client) + return -EPROBE_DEFER; + + *pmic =3D i2c_get_clientdata(pmic_client); + + put_device(&pmic_client->dev); + + if (!*pmic) + return -EPROBE_DEFER; + + return 0; +} + +static int odroid_go_ultra_poweroff_probe(struct platform_device *pdev) +{ + int ret; + + /* RK818 */ + ret =3D odroid_go_ultra_poweroff_get_pmic_drvdata(pdev, "hardkernel,rk818= -pmic", &rk818); + if (ret) { + dev_err(&pdev->dev, "failed to get rk818 mfd data (%d)\n", ret); + return ret; + } + + /* RK817 */ + ret =3D odroid_go_ultra_poweroff_get_pmic_drvdata(pdev, "hardkernel,rk817= -pmic", &rk817); + if (ret) { + dev_err(&pdev->dev, "failed to get rk817 mfd data (%d)\n", ret); + return ret; + } + + /* If a pm_power_off function has already been added, warn we're overridi= ng */ + if (pm_power_off !=3D NULL) + dev_warn(&pdev->dev, + "%s: pm_power_off function already registered, overriding\n", + __func__); + + pm_power_off =3D odroid_go_ultra_do_poweroff; + + return 0; +} + +static int odroid_go_ultra_poweroff_remove(struct platform_device *pdev) +{ + if (pm_power_off =3D=3D &odroid_go_ultra_do_poweroff) + pm_power_off =3D NULL; + + rk817 =3D NULL; + rk818 =3D NULL; + + return 0; +} + +static const struct of_device_id of_odroid_go_ultra_poweroff_match[] =3D { + { .compatible =3D "hardkernel,odroid-go-ultra-poweroff", }, + {}, +}; +MODULE_DEVICE_TABLE(of, of_odroid_go_ultra_poweroff_match); + +static struct platform_driver odroid_go_ultra_poweroff_driver =3D { + .probe =3D odroid_go_ultra_poweroff_probe, + .remove =3D odroid_go_ultra_poweroff_remove, + .driver =3D { + .name =3D "odroid-go-ultra-poweroff", + .of_match_table =3D of_odroid_go_ultra_poweroff_match, + }, +}; + +module_platform_driver(odroid_go_ultra_poweroff_driver); + +MODULE_AUTHOR("Neil Armstrong "); +MODULE_DESCRIPTION("Odroid Go Ultra poweroff driver"); +MODULE_LICENSE("GPL"); --=20 b4 0.10.1 From nobody Thu Apr 9 00:20:50 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B8729FA3741 for ; Mon, 31 Oct 2022 16:47:44 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231936AbiJaQrn (ORCPT ); Mon, 31 Oct 2022 12:47:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40384 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231826AbiJaQrd (ORCPT ); Mon, 31 Oct 2022 12:47:33 -0400 Received: from mail-wr1-x42c.google.com (mail-wr1-x42c.google.com [IPv6:2a00:1450:4864:20::42c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 63CA312629 for ; Mon, 31 Oct 2022 09:47:32 -0700 (PDT) Received: by mail-wr1-x42c.google.com with SMTP id cl5so5159760wrb.9 for ; Mon, 31 Oct 2022 09:47:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xKTqAkxJgMWx6sBMNSE6aZbt6frvVDq8u09kfz+kAfA=; b=XRcmdZ4LO0owByPD5STPLCr2UYHDXmzbX7K1uLrLp0SOM6/QXVwHX3X/2izgX3DHeH 3a2gczFLc9gHwDbBwP0MIcHXlUV3cfdvLKA9fvVBskFtLJ7is1P2OXUnb6A6mJpEUggS wwQ2XyG/maewHSkOjIZf6kvSFpAmaqpe1pJ4lM0I7bm67V7sPrSDC1ZWc71YEjcL2Eom YLg2hj89uMii3gfsoP1q7wpIJNDsktqDsrj+3G60XoWQH7u5Zd1a6mkr1yK3Vb9kj0UN 0KTuqzbDJkpIbsOM53u0t2oN+9xPygxvlJzEGfDNrKoBYJvr/XFbUf0P8v+PiKSUG+wR ZY0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xKTqAkxJgMWx6sBMNSE6aZbt6frvVDq8u09kfz+kAfA=; b=EO6sns/SBXj9xydXaEZy6NouxNpWHIcwK4afUxcAOAgGwOfj/1GOlEN7ZYXv1ZOixY sy3POnuqWh7gZYeWM//rCnQZ4/fKA8rhOjWuC5CQZiZ69i1+M7peQyzNxn/aKXXofUOF vK9Ww2h6+LN2bZaYOfJiGbOzmY+6CIDyQjTjYl08jg8Y7SyfIAHEKE7SE2QOckb7OSpy /MYzxLiOVkDMBswRvHYKoxqzGcIt6Lcn0U9+oAiagBQ5E/Zcv/qX0gc/gectZarI9JBI h6HbVoGj52RdtABT6Nawfk4hZhvIkQimaBK7MNWQ1tuv8wJrXZmI53gGGXn8T3Wd+WL8 Ewng== X-Gm-Message-State: ACrzQf2sJ9s/iVFfr0A3s+5b14Vt0eov/HV7RmUe0PwjjB2wXCAHlPVF A3aOuijJ8/9cg6Rb1kp8psAKww== X-Google-Smtp-Source: AMsMyM4jP4ham9rkHQIKGWu7iRmlbMIYmA2Dcqhqsr+EJ555arOEBiRDyVkQMUQq9czGPTPFVQelzA== X-Received: by 2002:a5d:4b90:0:b0:236:702f:2093 with SMTP id b16-20020a5d4b90000000b00236702f2093mr9210941wrt.577.1667234850953; Mon, 31 Oct 2022 09:47:30 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id q8-20020a05600c46c800b003b4868eb71bsm7488871wmo.25.2022.10.31.09.47.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 09:47:30 -0700 (PDT) From: Neil Armstrong Date: Mon, 31 Oct 2022 17:47:27 +0100 Subject: [PATCH 3/4] dt-bindings: amlogic: document Odroid Go Ultra compatible MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Message-Id: <20221031-b4-odroid-go-ultra-initial-v1-3-42e3dbea86d5@linaro.org> References: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> In-Reply-To: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> To: Martin Blumenstingl , Krzysztof Kozlowski , Rob Herring , Kevin Hilman , Sebastian Reichel , Jerome Brunet Cc: linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.10.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This documents the Odroid Go Ultra, a portable gaming device, with the following characteristics: - Amlogic S922X SoC - RK817 & RK818 PMICs - 2GiB LPDDR4 - On board 16GiB eMMC - Micro SD Card slot - 5inch 854=C3=97480 MIPI-DSI TFT LCD - Earphone stereo jack, 0.5Watt 8=CE=A9 Mono speaker - Li-Polymer 3.7V/4000mAh Battery - USB-A 2.0 Host Connector - x16 GPIO Input Buttons - 2x ADC Analog Joysticks - USB-C Port for USB2 Device and Charging Signed-off-by: Neil Armstrong Acked-by: Rob Herring Reviewed-by: Martin Blumenstingl --- Documentation/devicetree/bindings/arm/amlogic.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/amlogic.yaml b/Documenta= tion/devicetree/bindings/arm/amlogic.yaml index 9fda2436c618..e16b5fa55847 100644 --- a/Documentation/devicetree/bindings/arm/amlogic.yaml +++ b/Documentation/devicetree/bindings/arm/amlogic.yaml @@ -163,6 +163,7 @@ properties: - azw,gsking-x - azw,gtking - azw,gtking-pro + - hardkernel,odroid-go-ultra - hardkernel,odroid-n2 - hardkernel,odroid-n2-plus - khadas,vim3 --=20 b4 0.10.1 From nobody Thu Apr 9 00:20:50 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C60CCECAAA1 for ; Mon, 31 Oct 2022 16:47:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231209AbiJaQrs (ORCPT ); Mon, 31 Oct 2022 12:47:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40396 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231848AbiJaQrg (ORCPT ); Mon, 31 Oct 2022 12:47:36 -0400 Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com [IPv6:2a00:1450:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6270F1277D for ; Mon, 31 Oct 2022 09:47:33 -0700 (PDT) Received: by mail-wr1-x42f.google.com with SMTP id cl5so5159816wrb.9 for ; Mon, 31 Oct 2022 09:47:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vqtJ0U0dQHjak7CeAguxz3E+6JTNx3+rjvuNDtKIyWI=; b=hbo0X9UAYygih2LBF0g43pPCBDE/SOsn2aL2y6YhVQ0ifMlAVcKO/FA0kCiIGicPY0 vfdXsnfq4OywaFGkU3YJD1dMdv9OXmEi5kbD1H1DMkWQQeqaRT22DKUitwI/xMGGw6o/ bwxfn7jLnVliw8D9GFhY0aoyuHsBYe1ebq7bmDPxLBJOLRJzjsUBkCYb7Dat/peGtBFE jCoW8eC2+rG6g1CIKIlAwDHXNVfne57rkWR+3cVI5AxQSYdu3A1+P9/ELDXitVTCS4EQ DvyjOH/YUA3raxwzLynaCY4Nc9N3z/x63I67B3Jj9qTYZsETd9fw//IYAbAkEJXiFPtp 72dg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vqtJ0U0dQHjak7CeAguxz3E+6JTNx3+rjvuNDtKIyWI=; b=n1+nyMGKTpXbsY95zAGieynFywiGznDdHvs68x7igyZvYzh4kz8DsUcFwz61QgtJF3 p19VFrO6bUns7lVyiTJPQyS3INtH3m9ZxGlwqrlYA1ZCp5vGsIQsU9dshATd88qTSMa1 IHH3/upinoAv49idwtfVPXPu+ELks+F530VC4h4LUqhXUHvx9ho77IZBfzoW2yJ0k1hZ vqVuBHBMlOlW90PQPUWi2oVH7j9oDC34vsJwDjll36bExsN+DlrtSpNia6UE1n11RxN6 9ywJpWQgVM04ybK4eczg8KA+UCTjjWf5xubi8IE6q83+TkxeDTMLrlj/8uM6OupvgH5L Y82Q== X-Gm-Message-State: ACrzQf2RfRGW2Q7ijc7cApjo6GVv2z8t3En5WatCNsHrHHtI4lgjzTwN y2fTHTZT+Tqg7v2YlSfWLyi4qQ== X-Google-Smtp-Source: AMsMyM7C9KEJl9MTrolh+YNUrz+y5v0hTKKQM6uz8A+wvOQ7BAPKMNAA7u/PBr2qnc3RWpdgV3B/bg== X-Received: by 2002:a5d:54c2:0:b0:235:897d:38b7 with SMTP id x2-20020a5d54c2000000b00235897d38b7mr8696197wrv.604.1667234851873; Mon, 31 Oct 2022 09:47:31 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id q8-20020a05600c46c800b003b4868eb71bsm7488871wmo.25.2022.10.31.09.47.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 31 Oct 2022 09:47:31 -0700 (PDT) From: Neil Armstrong Date: Mon, 31 Oct 2022 17:47:28 +0100 Subject: [PATCH 4/4] arm64: dts: amlogic: add initial Odroid Go Ultra DTS MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Message-Id: <20221031-b4-odroid-go-ultra-initial-v1-4-42e3dbea86d5@linaro.org> References: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> In-Reply-To: <20221031-b4-odroid-go-ultra-initial-v1-0-42e3dbea86d5@linaro.org> To: Martin Blumenstingl , Krzysztof Kozlowski , Rob Herring , Kevin Hilman , Sebastian Reichel , Jerome Brunet Cc: linux-arm-kernel@lists.infradead.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.10.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds initial support for the Hardkernel Odroid Go Ultra. The Odroid Go Ultra is a portable gaming device with the following characteristics: - Amlogic S922X SoC - RK817 & RK818 PMICs - 2GiB LPDDR4 - On board 16GiB eMMC - Micro SD Card slot - 5inch 854=C3=97480 MIPI-DSI TFT LCD - Earphone stereo jack, 0.5Watt 8=CE=A9 Mono speaker - Li-Polymer 3.7V/4000mAh Battery - USB-A 2.0 Host Connector - x16 GPIO Input Buttons - 2x ADC Analog Joysticks - USB-C Port for USB2 Device and Charging The following are not yet handled: - Battery RK818 Gauge and Charging - Earphone stereo jack detect - 5inch 854=C3=97480 MIPI-DSI TFT LCD Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/amlogic/Makefile | 1 + .../dts/amlogic/meson-g12b-odroid-go-ultra.dts | 730 +++++++++++++++++= ++++ 2 files changed, 731 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/aml= ogic/Makefile index e213aeebb774..97b42e2100e0 100644 --- a/arch/arm64/boot/dts/amlogic/Makefile +++ b/arch/arm64/boot/dts/amlogic/Makefile @@ -12,6 +12,7 @@ dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-a311d-khadas-vim= 3.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gsking-x.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gtking-pro.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-gtking.dtb +dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-odroid-go-ultra.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-odroid-n2-plus.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-odroid-n2.dtb dtb-$(CONFIG_ARCH_MESON) +=3D meson-g12b-s922x-khadas-vim3.dtb diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b-odroid-go-ultra.dts b/a= rch/arm64/boot/dts/amlogic/meson-g12b-odroid-go-ultra.dts new file mode 100644 index 000000000000..3bda11b37d5e --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-g12b-odroid-go-ultra.dts @@ -0,0 +1,730 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2022 Neil Armstrong + */ + +/dts-v1/; + +#include "meson-g12b-s922x.dtsi" +#include +#include +#include +#include +#include + +/ { + compatible =3D "hardkernel,odroid-go-ultra", "amlogic,s922x", "amlogic,g1= 2b"; + model =3D "Hardkernel ODROID-GO-Ultra"; + + aliases { + serial0 =3D &uart_AO; + rtc0 =3D &vrtc; + }; + + adc-joystick-left { + compatible =3D "adc-joystick"; + io-channels =3D <&saradc 2>, <&saradc 3>; + poll-interval =3D <10>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + axis@0 { + reg =3D <0>; + linux,code =3D ; + abs-range =3D <3150 950>; + abs-fuzz =3D <32>; + abs-flat =3D <64>; + }; + axis@1 { + reg =3D <1>; + linux,code =3D ; + abs-range =3D <700 2900>; + abs-fuzz =3D <32>; + abs-flat =3D <64>; + }; + }; + + adc-joystick-right { + compatible =3D "adc-joystick"; + io-channels =3D <&saradc 0>, <&saradc 1>; + poll-interval =3D <10>; + #address-cells =3D <1>; + #size-cells =3D <0>; + + axis@0 { + reg =3D <0>; + linux,code =3D ; + abs-range =3D <3150 950>; + abs-fuzz =3D <32>; + abs-flat =3D <64>; + }; + axis@1 { + reg =3D <1>; + linux,code =3D ; + abs-range =3D <800 3000>; + abs-fuzz =3D <32>; + abs-flat =3D <64>; + }; + }; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; + + codec_clk: codec-clk { + compatible =3D "fixed-clock"; + clock-frequency =3D <12288000>; + clock-output-names =3D "codec_clk"; + #clock-cells =3D <0>; + }; + + gpio-keys-polled { + compatible =3D "gpio-keys-polled"; + poll-interval =3D <10>; + pinctrl-0 =3D <&keypad_gpio_pins>; + pinctrl-names =3D "default"; + + volume-up-button { + label =3D "VOLUME-UP"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_8 GPIO_ACTIVE_LOW>; + }; + volume-down-button { + label =3D "VOLUME-DOWN"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_9 GPIO_ACTIVE_LOW>; + }; + dpad-up-button { + label =3D "DPAD-UP"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_0 GPIO_ACTIVE_LOW>; + }; + dpad-down-button { + label =3D "DPAD-DOWN"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_1 GPIO_ACTIVE_LOW>; + }; + dpad-left-button { + label =3D "DPAD-LEFT"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_2 GPIO_ACTIVE_LOW>; + }; + dpad-right-button { + label =3D "DPAD-RIGHT"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_3 GPIO_ACTIVE_LOW>; + }; + a-button { + label =3D "A"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_4 GPIO_ACTIVE_LOW>; + }; + b-button { + label =3D "B"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_5 GPIO_ACTIVE_LOW>; + }; + y-button { + label =3D "Y"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_6 GPIO_ACTIVE_LOW>; + }; + x-button { + label =3D "X"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_7 GPIO_ACTIVE_LOW>; + }; + f1-button { + label =3D "F1"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_17 GPIO_ACTIVE_LOW>; + }; + f2-button { + label =3D "F2"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_10 GPIO_ACTIVE_LOW>; + }; + f3-button { + label =3D "F3"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_11 GPIO_ACTIVE_LOW>; + }; + f4-button { + label =3D "F4"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_12 GPIO_ACTIVE_LOW>; + }; + f5-button { + label =3D "F5"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_13 GPIO_ACTIVE_LOW>; + }; + f6-button { + label =3D "F6"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_16 GPIO_ACTIVE_LOW>; + }; + top-left-button { + label =3D "TOP Left"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_14 GPIO_ACTIVE_LOW>; + }; + top-left2-button { + label =3D "TOP Left 2"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_19 GPIO_ACTIVE_LOW>; + }; + top-right-button { + label =3D "TOP Right"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_15 GPIO_ACTIVE_LOW>; + }; + top-right2-button { + label =3D "TOP Right 2"; + linux,code =3D ; + gpios =3D <&gpio GPIOX_18 GPIO_ACTIVE_LOW>; + }; + }; + + memory@0 { + device_type =3D "memory"; + reg =3D <0x0 0x0 0x0 0x40000000>; + }; + + emmc_pwrseq: emmc-pwrseq { + compatible =3D "mmc-pwrseq-emmc"; + reset-gpios =3D <&gpio BOOT_12 GPIO_ACTIVE_LOW>; + }; + + leds { + compatible =3D "gpio-leds"; + + led-blue { + color =3D ; + gpios =3D <&gpio_ao GPIOAO_11 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; + + poweroff { + compatible =3D "hardkernel,odroid-go-ultra-poweroff"; + hardkernel,rk817-pmic =3D <&rk817>; + hardkernel,rk818-pmic =3D <&rk818>; + }; + + vdd_sys: regulator-vdd_sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "VDD_SYS"; + regulator-min-microvolt =3D <3800000>; + regulator-max-microvolt =3D <3800000>; + regulator-always-on; + }; + + sound { + compatible =3D "amlogic,axg-sound-card"; + model =3D "Odroid GO Ultra"; + audio-widgets =3D "Microphone", "Mic Jack", + "Headphone", "Headphones", + "Speaker", "Internal Speakers"; + audio-aux-devs =3D <&tdmout_b>, <&tdmin_b>, <&speaker_amp>; + audio-routing =3D "TDMOUT_B IN 0", "FRDDR_A OUT 1", + "TDM_B Playback", "TDMOUT_B OUT", + "TDMIN_B IN 1", "TDM_B Capture", + "TDMIN_B IN 4", "TDM_B Loopback", + "TODDR_A IN 1", "TDMIN_B OUT", + "MICL", "Mic Jack", + "Headphones", "HPOL", + "Headphones", "HPOR", + "Speaker Amplifier INL", "HPOL", + "Speaker Amplifier INR", "HPOR", + "Internal Speakers", "Speaker Amplifier OUTL", + "Internal Speakers", "Speaker Amplifier OUTR"; + + assigned-clocks =3D <&clkc CLKID_MPLL2>, + <&clkc CLKID_MPLL0>, + <&clkc CLKID_MPLL1>; + assigned-clock-parents =3D <0>, <0>, <0>; + assigned-clock-rates =3D <294912000>, + <270950400>, + <393216000>; + status =3D "okay"; + + dai-link-0 { + sound-dai =3D <&frddr_a>; + }; + + dai-link-1 { + sound-dai =3D <&toddr_a>; + }; + + dai-link-2 { + sound-dai =3D <&tdmif_b>; + dai-format =3D "i2s"; + dai-tdm-slot-tx-mask-0 =3D <1 1>; + mclk-fs =3D <256>; + + codec-0 { + sound-dai =3D <&rk817>; + }; + }; + }; + + speaker_amp: speaker-amplifier { + compatible =3D "simple-audio-amplifier"; + sound-name-prefix =3D "Speaker Amplifier"; + VCC-supply =3D <&hp_5v>; + }; +}; + +&arb { + status =3D "okay"; +}; + +&cpu0 { + cpu-supply =3D <&vddcpu_b>; + operating-points-v2 =3D <&cpu_opp_table_0>; + clocks =3D <&clkc CLKID_CPU_CLK>; + clock-latency =3D <50000>; +}; + +&cpu1 { + cpu-supply =3D <&vddcpu_b>; + operating-points-v2 =3D <&cpu_opp_table_0>; + clocks =3D <&clkc CLKID_CPU_CLK>; + clock-latency =3D <50000>; +}; + +&cpu100 { + cpu-supply =3D <&vddcpu_a>; + operating-points-v2 =3D <&cpub_opp_table_1>; + clocks =3D <&clkc CLKID_CPUB_CLK>; + clock-latency =3D <50000>; +}; + +&cpu101 { + cpu-supply =3D <&vddcpu_a>; + operating-points-v2 =3D <&cpub_opp_table_1>; + clocks =3D <&clkc CLKID_CPUB_CLK>; + clock-latency =3D <50000>; +}; + +&cpu102 { + cpu-supply =3D <&vddcpu_a>; + operating-points-v2 =3D <&cpub_opp_table_1>; + clocks =3D <&clkc CLKID_CPUB_CLK>; + clock-latency =3D <50000>; +}; + +&cpu103 { + cpu-supply =3D <&vddcpu_a>; + operating-points-v2 =3D <&cpub_opp_table_1>; + clocks =3D <&clkc CLKID_CPUB_CLK>; + clock-latency =3D <50000>; +}; + +/* RK817 only supports 12.5mV steps, round up the values */ +&cpu_opp_table_0 { + opp-1000000000 { + opp-microvolt =3D <737500>; + }; + opp-1200000000 { + opp-microvolt =3D <737500>; + }; + opp-1398000000 { + opp-microvolt =3D <762500>; + }; + opp-1512000000 { + opp-microvolt =3D <800000>; + }; + opp-1608000000 { + opp-microvolt =3D <837500>; + }; + opp-1704000000 { + opp-microvolt =3D <862500>; + }; + opp-1896000000 { + opp-microvolt =3D <987500>; + }; + opp-1992000000 { + opp-microvolt =3D <1012500>; + }; +}; + +/* RK818 only supports 12.5mV steps, round up the values */ +&cpub_opp_table_1 { + opp-1000000000 { + opp-microvolt =3D <775000>; + }; + opp-1200000000 { + opp-microvolt =3D <775000>; + }; + opp-1398000000 { + opp-microvolt =3D <800000>; + }; + opp-1512000000 { + opp-microvolt =3D <825000>; + }; + opp-1608000000 { + opp-microvolt =3D <862500>; + }; + opp-1704000000 { + opp-microvolt =3D <900000>; + }; + opp-1800000000 { + opp-microvolt =3D <987500>; + }; + opp-1908000000 { + opp-microvolt =3D <1025000>; + }; +}; + +&i2c_AO { + status =3D "okay"; + pinctrl-0 =3D <&i2c_ao_sck_pins>, <&i2c_ao_sda_pins>; + pinctrl-names =3D "default"; + + rk818: pmic@1c { + compatible =3D "rockchip,rk818"; + reg =3D <0x1c>; + interrupt-parent =3D <&gpio_intc>; + interrupts =3D <7 IRQ_TYPE_LEVEL_LOW>; /* GPIOAO_7 */ + + vcc1-supply =3D <&vdd_sys>; + vcc2-supply =3D <&vdd_sys>; + vcc3-supply =3D <&vdd_sys>; + vcc4-supply =3D <&vdd_sys>; + vcc6-supply =3D <&vdd_sys>; + vcc7-supply =3D <&vcc_2v3>; + vcc8-supply =3D <&vcc_2v3>; + vcc9-supply =3D <&vddao_3v3>; + boost-supply =3D <&vdd_sys>; + switch-supply =3D <&vdd_sys>; + + regulators { + vddcpu_a: DCDC_REG1 { + regulator-name =3D "vddcpu_a"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <775000>; + regulator-max-microvolt =3D <1025000>; + regulator-ramp-delay =3D <6001>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <775000>; + }; + }; + + vdd_ee: DCDC_REG2 { + regulator-name =3D "vdd_ee"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <875000>; + regulator-max-microvolt =3D <1250000>; + regulator-ramp-delay =3D <6001>; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <875000>; + }; + }; + + vddq_1v1: DCDC_REG3 { + regulator-name =3D "vddq_1v1"; + regulator-always-on; + regulator-boot-on; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vddao_3v3: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vddao_3v3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + hp_5v: DCDC_BOOST { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "hp_5v"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vddio_ao1v8: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vddio_ao1v8"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vddq_1v8: LDO_REG7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vddq_1v8"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vddio_c: LDO_REG9 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vddio_c"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vcc_sd: SWITCH_REG { + regulator-name =3D "vcc_sd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + OTG_SWITCH { + regulator-name =3D "otg_switch"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&i2c3 { + status =3D "okay"; + pinctrl-0 =3D <&i2c3_sda_a_pins>, <&i2c3_sck_a_pins>; + pinctrl-names =3D "default"; + + rk817: pmic@20 { + compatible =3D "rockchip,rk817"; + reg =3D <0x20>; + status =3D "okay"; + interrupt-parent =3D <&gpio_intc>; + + interrupts =3D <5 IRQ_TYPE_LEVEL_LOW>; /* GPIOAO_5 */ + + vcc1-supply =3D <&vdd_sys>; + vcc2-supply =3D <&vdd_sys>; + vcc3-supply =3D <&vdd_sys>; + vcc4-supply =3D <&vdd_sys>; + vcc5-supply =3D <&vdd_sys>; + vcc6-supply =3D <&vdd_sys>; + vcc7-supply =3D <&vdd_sys>; + vcc8-supply =3D <&vdd_sys>; + vcc9-supply =3D <&rk817_boost>; + + #sound-dai-cells =3D <0>; + clocks =3D <&codec_clk>; + clock-names =3D "mclk"; + + #clock-cells =3D <1>; + + regulators { + vddcpu_b: DCDC_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <737500>; + regulator-max-microvolt =3D <1012500>; + regulator-ramp-delay =3D <6001>; + regulator-initial-mode =3D <0x2>; + regulator-name =3D "vddcpu_b"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1000000>; + }; + }; + + vcc_2v3: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2300000>; + regulator-max-microvolt =3D <2400000>; + regulator-initial-mode =3D <0x2>; + regulator-name =3D "vcc_2v3"; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + LDO_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vdd_codec"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_lcd: LDO_REG8 { + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_lcd"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + rk817_boost: BOOST { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5400000>; + regulator-name =3D "rk817_boost"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + usb_host: OTG_SWITCH { + regulator-name =3D "usb_host"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&clkc_audio { + status =3D "okay"; +}; + +ð_phy { + status =3D "disabled"; +}; + +&frddr_a { + status =3D "okay"; +}; + +&periphs_pinctrl { + keypad_gpio_pins: keypad-gpio { + mux { + groups =3D "GPIOX_0", "GPIOX_1", "GPIOX_2", "GPIOX_3", + "GPIOX_4", "GPIOX_5", "GPIOX_6", "GPIOX_7", + "GPIOX_8", "GPIOX_9", "GPIOX_10", "GPIOX_11", + "GPIOX_12", "GPIOX_13", "GPIOX_14", "GPIOX_15", + "GPIOX_16", "GPIOX_17", "GPIOX_18", "GPIOX_19"; + function =3D "gpio_periphs"; + bias-pull-up; + output-disable; + }; + }; +}; + +&saradc { + status =3D "okay"; + vref-supply =3D <&vddio_ao1v8>; +}; + +/* SD card */ +&sd_emmc_b { + status =3D "okay"; + pinctrl-0 =3D <&sdcard_c_pins>; + pinctrl-1 =3D <&sdcard_clk_gate_c_pins>; + pinctrl-names =3D "default", "clk-gate"; + + bus-width =3D <4>; + cap-sd-highspeed; + max-frequency =3D <50000000>; + disable-wp; + + cd-gpios =3D <&gpio GPIOC_6 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <&vcc_sd>; + vqmmc-supply =3D <&vddio_c>; + +}; + +/* eMMC */ +&sd_emmc_c { + status =3D "okay"; + pinctrl-0 =3D <&emmc_ctrl_pins>, <&emmc_data_8b_pins>, <&emmc_ds_pins>; + pinctrl-1 =3D <&emmc_clk_gate_pins>; + pinctrl-names =3D "default", "clk-gate"; + + bus-width =3D <8>; + cap-mmc-highspeed; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + max-frequency =3D <200000000>; + disable-wp; + + mmc-pwrseq =3D <&emmc_pwrseq>; + vmmc-supply =3D <&vcc_sd>; + vqmmc-supply =3D <&vddio_ao1v8>; +}; + + +&tdmif_b { + pinctrl-0 =3D <&tdm_b_dout0_pins>, <&tdm_b_fs_pins>, <&tdm_b_sclk_pins>, = <&tdm_b_din1_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; + + assigned-clocks =3D <&clkc_audio AUD_CLKID_TDM_SCLK_PAD1>, + <&clkc_audio AUD_CLKID_TDM_LRCLK_PAD1>; + assigned-clock-parents =3D <&clkc_audio AUD_CLKID_MST_B_SCLK>, + <&clkc_audio AUD_CLKID_MST_B_LRCLK>; + assigned-clock-rates =3D <0>, <0>; +}; + +&tdmin_b { + status =3D "okay"; +}; + +&tdmout_b { + status =3D "okay"; +}; + +&toddr_a { + status =3D "okay"; +}; + +&uart_AO { + status =3D "okay"; + pinctrl-0 =3D <&uart_ao_a_pins>; + pinctrl-names =3D "default"; +}; + +&usb { + status =3D "okay"; + dr_mode =3D "peripheral"; +}; + +&usb2_phy0 { + status =3D "okay"; +}; + +&usb2_phy1 { + status =3D "okay"; + phy-supply =3D <&usb_host>; +}; --=20 b4 0.10.1