From nobody Tue Apr 7 13:12:51 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 45031C433FE for ; Tue, 18 Oct 2022 23:04:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229906AbiJRXES (ORCPT ); Tue, 18 Oct 2022 19:04:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54154 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229886AbiJRXEI (ORCPT ); Tue, 18 Oct 2022 19:04:08 -0400 Received: from mail-qv1-xf31.google.com (mail-qv1-xf31.google.com [IPv6:2607:f8b0:4864:20::f31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EBB36D25B1 for ; Tue, 18 Oct 2022 16:04:03 -0700 (PDT) Received: by mail-qv1-xf31.google.com with SMTP id o67so10288298qvo.13 for ; Tue, 18 Oct 2022 16:04:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=j5onxALWPECvEQDbcc1fJ7WbhZUDY/4v0hgNP7t4FyY=; b=uuC5cdGZPruoYSQCrJao34nCJk7xGMr5lItBdzuAKncJM5qZFaEtPqF9dAVEuDckDu p6yHAcJbD7ufXcArqgAFJbe65sgJywCblw1tuPel3OWZt3sE+CdoEW4MrQMbGGBHL++A C7oP/UDmLY3zXMid9PROm0ctwsMvm3LuFtsNUSnsrktdmj0p0GsCi23sNn1mIaA8KIGK gmruarPDwwdQPR/EVQ5/m07KMv6tG6OYc3wYCLMUSDBUGgX5uACGL8pJVntjuW853bNv duX1VNKrjvEpydcptjRQWN200asq7DOPoAEAFWhhiqm8NFRrPm6bIEnndBWiXrDHiZsP PlDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=j5onxALWPECvEQDbcc1fJ7WbhZUDY/4v0hgNP7t4FyY=; b=CWmsahOXnBfByFuru9vi++zXRynn0/RlA6FnG76nvwpMDLDBPDPFLam7/uur+lnpH2 GcD7V9mNepVMJ8Xlbvdi1B8Rgt3oTdVMu0ZaqqEh3xKMWZIW0+9idJwACMPa9piMNrNJ vIIAnXdks6hgxq5kcKtoJz5cjk0U4F/zr6LeICtaXkKqT38mB8hP1+5zx8A0/fGmL8u+ urT4NoHZ99mG48p+JAqQoCQ9uUzJpWGLPK4LQry8oVXxxWmkXQryrRQDmQrTH9HapHn6 Q8Sav1cPsjuTm4TLi4i0HcULFifyd6P7GWiJYcCxe7CSNkfyiLsETps+8SzO/9cRCeSn bd8g== X-Gm-Message-State: ACrzQf27bnmTWRscEVKsHEzfV/3rEntxJO/3bI26Ftc0o4WVBA8cmJIi XuQrGifKBZfbqdPaXNs9ZfhAEw== X-Google-Smtp-Source: AMsMyM6Q3AYdLg49yo6eXDgSEVL7g3/Syin8kl9+zJaWS0odmGgUQ5IYHT0z3rqloxzxIYSrTeTqeg== X-Received: by 2002:a05:6214:e49:b0:4b3:f24e:91ac with SMTP id o9-20020a0562140e4900b004b3f24e91acmr4064637qvc.41.1666134242891; Tue, 18 Oct 2022 16:04:02 -0700 (PDT) Received: from krzk-bin.MSRM (pool-72-83-177-149.washdc.east.verizon.net. [72.83.177.149]) by smtp.gmail.com with ESMTPSA id 134-20020a370a8c000000b006cbcdc6efedsm3279010qkk.41.2022.10.18.16.04.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 Oct 2022 16:04:02 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Vinod Koul , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Neil Armstrong Subject: [PATCH v2 5/5] arm64: dts: qcom: sm8450: Add GPI DMA compatible fallback Date: Tue, 18 Oct 2022 19:03:52 -0400 Message-Id: <20221018230352.1238479-6-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221018230352.1238479-1-krzysztof.kozlowski@linaro.org> References: <20221018230352.1238479-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Use SM6350 as fallback for GPI DMA, to indicate devices are compatible and that drivers can bind with only one compatible. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index d32f08df743d..e01a019d8b23 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -730,7 +730,7 @@ gcc: clock-controller@100000 { }; =20 gpi_dma2: dma-controller@800000 { - compatible =3D "qcom,sm8450-gpi-dma"; + compatible =3D "qcom,sm8450-gpi-dma", "qcom,sm6350-gpi-dma"; #dma-cells =3D <3>; reg =3D <0 0x800000 0 0x60000>; interrupts =3D , @@ -1058,7 +1058,7 @@ spi21: spi@898000 { }; =20 gpi_dma0: dma-controller@900000 { - compatible =3D "qcom,sm8450-gpi-dma"; + compatible =3D "qcom,sm8450-gpi-dma", "qcom,sm6350-gpi-dma"; #dma-cells =3D <3>; reg =3D <0 0x900000 0 0x60000>; interrupts =3D , @@ -1394,7 +1394,7 @@ uart7: serial@99c000 { }; =20 gpi_dma1: dma-controller@a00000 { - compatible =3D "qcom,sm8450-gpi-dma"; + compatible =3D "qcom,sm8450-gpi-dma", "qcom,sm6350-gpi-dma"; #dma-cells =3D <3>; reg =3D <0 0xa00000 0 0x60000>; interrupts =3D , --=20 2.34.1