From nobody Mon Apr 6 22:52:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 29FDEC433FE for ; Thu, 6 Oct 2022 12:47:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230281AbiJFMrX (ORCPT ); Thu, 6 Oct 2022 08:47:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60254 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230337AbiJFMrK (ORCPT ); Thu, 6 Oct 2022 08:47:10 -0400 Received: from mail-lj1-x229.google.com (mail-lj1-x229.google.com [IPv6:2a00:1450:4864:20::229]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 20E8AA2847 for ; Thu, 6 Oct 2022 05:47:08 -0700 (PDT) Received: by mail-lj1-x229.google.com with SMTP id bs18so2111500ljb.1 for ; Thu, 06 Oct 2022 05:47:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=2gDOzllem5f8xWJ1rmunAEBHFIGtwMgu8HM0Bmh8ICk=; b=luEd3+9lZacLXMUeG3T2EANfIhmWrfNGxvqwlWUgK5+fuu7lvSLgdTxJMEEUkdxV6T nLqu6WKPDUi9p0FcWbKmQ84P3zR7HXVl6BZX38Jmt519mu5XUZW89F8l9Lm70eIAH9wt I/b/mPjXGovJRxVkYSDtoIgsEnNoPsa2T/zCn0to3yTJvH1IP8EPY/M9SBMTGPzBj9ic iIqpumPObaitrbv7kkBHQycD4kv5DIZXEDIe8AGG6UrtajFf0nejJ2C3w+qCWrXFe3TQ W8Hw/WJ1BzvBGzLD6Kzb7qVJ3PHxfJdmKkjHwnnGo1me0OIlop+Plnx2KlUTGuMe26IB g5aw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=2gDOzllem5f8xWJ1rmunAEBHFIGtwMgu8HM0Bmh8ICk=; b=mlTAIJVBEkCZdiYSMuuaUIEg+tCVx0YLhFh5HBuaRV+DR5YT/D09w52m5uNTiFODC1 xi1Wkedk1ZEqAqIRSU6jOmsCFUMAogexPodj1Ngr8q2HbRODzIxjnIHuPPxNrWYj284R bn0vnXY8hbpLNZhlocJeyGGmvr2H3L7arezn7l4oGsnVF/MbKLzmX8FW9qN00Gc6CkG9 7vRlzl73U1zjMr1nTjydSV1yRGRWDuoD3oi8IrsCrG6TSQ/uZ+ymYXprDHSXnsYnV0ts QG/HFEPGOiNyt5ldiYILnVs6zkQhlK/0f/1E+jwKbOI20wLCfMXjHuafZJDJsJhhiK6Z tDPg== X-Gm-Message-State: ACrzQf1KDkWefis0sJ/Z3nsW+9NCCXqNBVhAW8fyxXJ9c0Qpw0ii4r+1 vn9YVuDYPWIhLO5cpLsvFw0Tow== X-Google-Smtp-Source: AMsMyM4EyHWdjTvQWfvrjVj9P0s7hKgSVYbqDMNyim8DYOVOssrfIJff1AZYDvVzU414dA8KExuQwQ== X-Received: by 2002:a2e:960e:0:b0:26b:e5ae:cd78 with SMTP id v14-20020a2e960e000000b0026be5aecd78mr1652052ljh.129.1665060427674; Thu, 06 Oct 2022 05:47:07 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id br32-20020a056512402000b00497a3e2a191sm2687659lfb.112.2022.10.06.05.47.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Oct 2022 05:47:07 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH v4 05/34] ARM: dts: qcom: msm8226: align TLMM pin configuration with DT schema Date: Thu, 6 Oct 2022 14:46:30 +0200 Message-Id: <20221006124659.217540-6-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> References: <20221006124659.217540-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Bjorn Andersson Reviewed-by: Konrad Dybcio --- arch/arm/boot/dts/qcom-apq8026-lg-lenok.dts | 6 +++--- arch/arm/boot/dts/qcom-msm8226.dtsi | 24 ++++++++++----------- 2 files changed, 15 insertions(+), 15 deletions(-) diff --git a/arch/arm/boot/dts/qcom-apq8026-lg-lenok.dts b/arch/arm/boot/dt= s/qcom-apq8026-lg-lenok.dts index 193569f0ca5f..02bef5870526 100644 --- a/arch/arm/boot/dts/qcom-apq8026-lg-lenok.dts +++ b/arch/arm/boot/dts/qcom-apq8026-lg-lenok.dts @@ -299,8 +299,8 @@ bluetooth_default_state: bluetooth-default-state { input-enable; }; =20 - touch_pins: touch { - irq { + touch_pins: touch-state { + irq-pins { pins =3D "gpio17"; function =3D "gpio"; =20 @@ -309,7 +309,7 @@ irq { input-enable; }; =20 - reset { + reset-pins { pins =3D "gpio16"; function =3D "gpio"; =20 diff --git a/arch/arm/boot/dts/qcom-msm8226.dtsi b/arch/arm/boot/dts/qcom-m= sm8226.dtsi index cf2d56929428..3b6e746a4af9 100644 --- a/arch/arm/boot/dts/qcom-msm8226.dtsi +++ b/arch/arm/boot/dts/qcom-msm8226.dtsi @@ -354,35 +354,35 @@ tlmm: pinctrl@fd510000 { #interrupt-cells =3D <2>; interrupts =3D ; =20 - blsp1_i2c1_pins: blsp1-i2c1 { + blsp1_i2c1_pins: blsp1-i2c1-state { pins =3D "gpio2", "gpio3"; function =3D "blsp_i2c1"; drive-strength =3D <2>; bias-disable; }; =20 - blsp1_i2c2_pins: blsp1-i2c2 { + blsp1_i2c2_pins: blsp1-i2c2-state { pins =3D "gpio6", "gpio7"; function =3D "blsp_i2c2"; drive-strength =3D <2>; bias-disable; }; =20 - blsp1_i2c3_pins: blsp1-i2c3 { + blsp1_i2c3_pins: blsp1-i2c3-state { pins =3D "gpio10", "gpio11"; function =3D "blsp_i2c3"; drive-strength =3D <2>; bias-disable; }; =20 - blsp1_i2c4_pins: blsp1-i2c4 { + blsp1_i2c4_pins: blsp1-i2c4-state { pins =3D "gpio14", "gpio15"; function =3D "blsp_i2c4"; drive-strength =3D <2>; bias-disable; }; =20 - blsp1_i2c5_pins: blsp1-i2c5 { + blsp1_i2c5_pins: blsp1-i2c5-state { pins =3D "gpio18", "gpio19"; function =3D "blsp_i2c5"; drive-strength =3D <2>; @@ -390,13 +390,13 @@ blsp1_i2c5_pins: blsp1-i2c5 { }; =20 sdhc1_default_state: sdhc1-default-state { - clk { + clk-pins { pins =3D "sdc1_clk"; drive-strength =3D <10>; bias-disable; }; =20 - cmd-data { + cmd-data-pins { pins =3D "sdc1_cmd", "sdc1_data"; drive-strength =3D <10>; bias-pull-up; @@ -404,13 +404,13 @@ cmd-data { }; =20 sdhc2_default_state: sdhc2-default-state { - clk { + clk-pins { pins =3D "sdc2_clk"; drive-strength =3D <10>; bias-disable; }; =20 - cmd-data { + cmd-data-pins { pins =3D "sdc2_cmd", "sdc2_data"; drive-strength =3D <10>; bias-pull-up; @@ -418,21 +418,21 @@ cmd-data { }; =20 sdhc3_default_state: sdhc3-default-state { - clk { + clk-pins { pins =3D "gpio44"; function =3D "sdc3"; drive-strength =3D <8>; bias-disable; }; =20 - cmd { + cmd-pins { pins =3D "gpio43"; function =3D "sdc3"; drive-strength =3D <8>; bias-pull-up; }; =20 - data { + data-pins { pins =3D "gpio39", "gpio40", "gpio41", "gpio42"; function =3D "sdc3"; drive-strength =3D <8>; --=20 2.34.1