From nobody Wed Apr 8 03:09:21 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 98C32C4332F for ; Fri, 21 Oct 2022 15:29:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230199AbiJUP3K (ORCPT ); Fri, 21 Oct 2022 11:29:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48632 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230439AbiJUP2p (ORCPT ); Fri, 21 Oct 2022 11:28:45 -0400 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 06DA627A32C for ; Fri, 21 Oct 2022 08:27:58 -0700 (PDT) Received: by mail-wr1-x429.google.com with SMTP id a10so4921004wrm.12 for ; Fri, 21 Oct 2022 08:27:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=E6w6wyU+dRkLa1kli5D9X2hxBFzXMiHiBuCpH2iVcFY=; b=TW7tZXzMYsOrzlDZU+eD3UvAx/Vpnu5IvPFUtFRmaQBJXY0ftWaNOCt9iyTsM8Jljm D4pPpaZD9KnL5bczM/mORkzCEE1Za4lQ6BLWfJvTh9dQOA5gCMGfJRrqOhfZR0l7ewf6 BBUFVKHO/qiFhqweiwCwbXgBcZGmkonSmENez3a8a6hnWpB7o48m5e4DJyCVsD8iB/fS j2MzFT0GrO8t5rBZiDGiMToFSXtPFLjRXl5/PpJn6ttb9ZwQR7Y7/ZvTAlYjZy1rpYsX buTArDeQG2SpUMfwwsNwMFsQ43Y5FXkUpwqSaVDKXtbPw/8JK2p0QAY1GWnqYqDkxkBE WD3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=E6w6wyU+dRkLa1kli5D9X2hxBFzXMiHiBuCpH2iVcFY=; b=eJ9MdolUMFUb+uhbMpTag7smkeyix5HHfYTrQzlbC/SzH6AvZokBv/24rt+YTn7vM2 jv7zNzlhcV3vwhIFtllbaTwjF0+sGTGW6YyUxhpAna0HneOtjTY12N4Sy3DSkxho2qyu JHM1piWpLnmf7FdTwa4/jxZZHK7DCQK8ad0Pmla0P+oc+a80j6j6iKzUnk9Lk61M4hlm eL4Ijh8ZYZg7ABTtE3SIep1TTtrpzLA73IwRra74As3l8MkdMgxAZDhovhDFoEJ+4Y6y uC0WBaZewUjauoCX7nixy2DXPLjCZN+OmVGMq1V+r+rPmrJox2P8wiuoivaXej5na3Vh yWgA== X-Gm-Message-State: ACrzQf216KFjspbugdLKIt3sz1QufNRYxDljftoRfHUGxmHK9ZK05qeU jkO10O2ImXYitkbamhPn4Zz35A== X-Google-Smtp-Source: AMsMyM6Y/7sAFHf+r3nlLv9sFfKk5duwed5w1nBiBAqmdhdOtHPt4c7Vo/kAxlLlbazTJsHAg9NccQ== X-Received: by 2002:a05:6000:904:b0:21a:3dca:4297 with SMTP id bz4-20020a056000090400b0021a3dca4297mr12644864wrb.487.1666366076549; Fri, 21 Oct 2022 08:27:56 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id j8-20020a05600c1c0800b003c6b7f5567csm10706169wms.0.2022.10.21.08.27.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Oct 2022 08:27:56 -0700 (PDT) From: Neil Armstrong Date: Fri, 21 Oct 2022 17:27:53 +0200 Subject: [PATCH v3 1/5] arm: dts: qcom: mdm9615: align pinctrl subnodes with dt-schema bindings MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20221005-mdm9615-pinctrl-yaml-v3-1-e5e045644971@linaro.org> References: <20221005-mdm9615-pinctrl-yaml-v3-0-e5e045644971@linaro.org> In-Reply-To: <20221005-mdm9615-pinctrl-yaml-v3-0-e5e045644971@linaro.org> To: Andy Gross , Linus Walleij , Bjorn Andersson , Liam Girdwood , Lee Jones , Mark Brown , Rob Herring , Krzysztof Kozlowski , Konrad Dybcio Cc: Neil Armstrong , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org X-Mailer: b4 0.10.1 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Align the MDM9615 DT to the expected subnodes namings in the dt-schema bindings. Reviewed-by: Krzysztof Kozlowski Reviewed-by: Konrad Dybcio Signed-off-by: Neil Armstrong --- .../boot/dts/qcom-mdm9615-wp8548-mangoh-green.dts | 8 ++++---- arch/arm/boot/dts/qcom-mdm9615-wp8548.dtsi | 22 +++++++++++-------= ---- 2 files changed, 15 insertions(+), 15 deletions(-) diff --git a/arch/arm/boot/dts/qcom-mdm9615-wp8548-mangoh-green.dts b/arch/= arm/boot/dts/qcom-mdm9615-wp8548-mangoh-green.dts index 4e53b3d70195..30a110984597 100644 --- a/arch/arm/boot/dts/qcom-mdm9615-wp8548-mangoh-green.dts +++ b/arch/arm/boot/dts/qcom-mdm9615-wp8548-mangoh-green.dts @@ -45,8 +45,8 @@ &msmgpio { * - 42: IOT0_GPIO1 and SD Card Detect */ =20 - gpioext1_pins: gpioext1_pins { - pins { + gpioext1_pins: gpioext1-state { + gpioext1-pins { pins =3D "gpio2"; function =3D "gpio"; input-enable; @@ -54,8 +54,8 @@ pins { }; }; =20 - sdc_cd_pins: sdc_cd_pins { - pins { + sdc_cd_pins: sdc-cd-state { + sdc-cd-pins { pins =3D "gpio42"; function =3D "gpio"; drive-strength =3D <2>; diff --git a/arch/arm/boot/dts/qcom-mdm9615-wp8548.dtsi b/arch/arm/boot/dts= /qcom-mdm9615-wp8548.dtsi index 2fe8693dc3cd..92c8003dac25 100644 --- a/arch/arm/boot/dts/qcom-mdm9615-wp8548.dtsi +++ b/arch/arm/boot/dts/qcom-mdm9615-wp8548.dtsi @@ -22,8 +22,8 @@ &msmgpio { pinctrl-0 =3D <&reset_out_pins>; pinctrl-names =3D "default"; =20 - gsbi3_pins: gsbi3_pins { - mux { + gsbi3_pins: gsbi3-state { + gsbi3-pins { pins =3D "gpio8", "gpio9", "gpio10", "gpio11"; function =3D "gsbi3"; drive-strength =3D <8>; @@ -31,8 +31,8 @@ mux { }; }; =20 - gsbi4_pins: gsbi4_pins { - mux { + gsbi4_pins: gsbi4-state { + gsbi4-pins { pins =3D "gpio12", "gpio13", "gpio14", "gpio15"; function =3D "gsbi4"; drive-strength =3D <8>; @@ -40,15 +40,15 @@ mux { }; }; =20 - gsbi5_i2c_pins: gsbi5_i2c_pins { - pin16 { + gsbi5_i2c_pins: gsbi5-i2c-state { + sda-pins { pins =3D "gpio16"; function =3D "gsbi5_i2c"; drive-strength =3D <8>; bias-disable; }; =20 - pin17 { + scl-pins { pins =3D "gpio17"; function =3D "gsbi5_i2c"; drive-strength =3D <2>; @@ -56,8 +56,8 @@ pin17 { }; }; =20 - gsbi5_uart_pins: gsbi5_uart_pins { - mux { + gsbi5_uart_pins: gsbi5-uart-state { + gsbi5-uart-pins { pins =3D "gpio18", "gpio19"; function =3D "gsbi5_uart"; drive-strength =3D <8>; @@ -65,8 +65,8 @@ mux { }; }; =20 - reset_out_pins: reset_out_pins { - pins { + reset_out_pins: reset-out-state { + reset-out-pins { pins =3D "gpio66"; function =3D "gpio"; drive-strength =3D <2>; --=20 b4 0.10.1