From nobody Thu Apr 2 16:39:44 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E40EAC54EE9 for ; Tue, 27 Sep 2022 15:36:18 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232449AbiI0PgP (ORCPT ); Tue, 27 Sep 2022 11:36:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53002 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232537AbiI0Pfd (ORCPT ); Tue, 27 Sep 2022 11:35:33 -0400 Received: from mail-lj1-x235.google.com (mail-lj1-x235.google.com [IPv6:2a00:1450:4864:20::235]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5FF3BDFC0 for ; Tue, 27 Sep 2022 08:35:11 -0700 (PDT) Received: by mail-lj1-x235.google.com with SMTP id b24so11334631ljk.6 for ; Tue, 27 Sep 2022 08:35:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=a/30XpLg05lP1fCiQ5Ex9DrTpNtNR7LBlg8GeYriXvM=; b=phHYlT+QRbe+sHWRYfZZX07o3szcTyU3rsMUq3mnc80cOFouPurQtyXAd2dxG2nBeF vUp+0xTJRbaew4BzwFCjpmity4HV7rl767oVCNONxjO1AZrpZhnefpH05A1evIFzKBw2 C2xZWFCU1TP45fzQiZrBcEL0t4xjQQHV2FC/saF+jqqEKlOyt9lfOzP2YrjP32emUDIL tDpJwHn84kkBu1lszhJYrVz9dX93z12osLDYozIgU09Q3b2qStftZxt3fvORgYex8Dh2 3cqmLG6pY/ClZq5m2NnQOvxDyN1R1CNFj44jQ275W+2DkLXr0ax1i5oee0BvsMS5uONr cuEQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=a/30XpLg05lP1fCiQ5Ex9DrTpNtNR7LBlg8GeYriXvM=; b=RC2EaL8UkSq1Jz7uqhDwKdUX/Zh0eoIUDNuTKMQblJE/uOs1/OolQlQ1CTtPqRJ/7v lkVJf2CgUIWkSHPpMAWXqsW7aI1U01Ysn+wx8TJ5Iu1dmoDFiB7++5V95wwsvdAwWg4b 2ZnkJ1MWFsYKHfWwBdvTZh/y8GXcxQ5+Acepqe5H3oSvbem3Frl0WqygttPT797uI3CQ uU57T5DZg5JTxmY0SlG8p5bMc564FjY8LiHsASTE/m6SpVXrClhlXVeTSDonYi8UE5Yk EhAe4O4x2juTgMosbeygVtCYyQznoeWptbLqRCNe1R4s8elD3aVh7qMjYrAsNS8zUt8o cX6A== X-Gm-Message-State: ACrzQf0KgzsBPyrHCneTk6xHPFx5ycA42mk2lYYr/Tu42+S9mcWdC+f9 idGlPW0ATr5Aa4kDcDQpKzjnmQ== X-Google-Smtp-Source: AMsMyM4nzU37pD3JE/74DC8Y5b0AL0VwUV8CXSjoBKvT+6RnxdjOnEl7oDB0CowHVmmqp5ahufQTcg== X-Received: by 2002:a05:651c:2381:b0:26c:5965:c9b4 with SMTP id bk1-20020a05651c238100b0026c5965c9b4mr9448725ljb.99.1664292910666; Tue, 27 Sep 2022 08:35:10 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id o18-20020a2e7312000000b00268bc2c1ed0sm191592ljc.22.2022.09.27.08.35.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Sep 2022 08:35:08 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Srinivas Kandagatla , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski , Rob Herring Subject: [PATCH v2 10/12] dt-bindings: pinctrl: qcom,sm8450-lpass-lpi: fix matching pin config Date: Tue, 27 Sep 2022 17:34:27 +0200 Message-Id: <20220927153429.55365-11-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220927153429.55365-1-krzysztof.kozlowski@linaro.org> References: <20220927153429.55365-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The LPASS pin controller follows generic pin-controller bindings, so just like TLMM, should have subnodes with '-state' and '-pins'. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Rob Herring --- .../qcom,sm8450-lpass-lpi-pinctrl.yaml | 36 +++++++++++++++++-- 1 file changed, 34 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lp= i-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpas= s-lpi-pinctrl.yaml index c17cdff6174f..c81fd74cde1a 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lpi-pinct= rl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8450-lpass-lpi-pinct= rl.yaml @@ -43,9 +43,17 @@ properties: gpio-ranges: maxItems: 1 =20 -#PIN CONFIGURATION NODES patternProperties: - '-pins$': + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sm8450-lpass-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sm8450-lpass-state" + additionalProperties: false + +$defs: + qcom-sm8450-lpass-state: type: object description: Pinctrl node's client devices use subnodes for desired pin configura= tion. @@ -132,4 +140,28 @@ examples: gpio-controller; #gpio-cells =3D <2>; gpio-ranges =3D <&lpi_tlmm 0 0 23>; + + wsa-swr-active-state { + clk-pins { + pins =3D "gpio10"; + function =3D "wsa_swr_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data-pins { + pins =3D "gpio11"; + function =3D "wsa_swr_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + }; + }; + + tx-swr-sleep-clk-state { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <2>; + bias-pull-down; + }; }; --=20 2.34.1