From nobody Thu Apr 2 13:08:31 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6ADCAC32771 for ; Sat, 24 Sep 2022 08:05:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233669AbiIXIFu (ORCPT ); Sat, 24 Sep 2022 04:05:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54512 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233627AbiIXIFZ (ORCPT ); Sat, 24 Sep 2022 04:05:25 -0400 Received: from mail-lf1-x129.google.com (mail-lf1-x129.google.com [IPv6:2a00:1450:4864:20::129]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6DFC811CB1B for ; Sat, 24 Sep 2022 01:05:15 -0700 (PDT) Received: by mail-lf1-x129.google.com with SMTP id j16so3555324lfg.1 for ; Sat, 24 Sep 2022 01:05:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=2SQmi2lgJlQQmepGaN3TdkXlKQrqpQ5shsgKmrI88Zw=; b=NtpudLGRDnzyPMtOFsTv4CpJvpK4iNb4FDcaotlQ7UN24Dfdg5f1qu02+XANNODwe0 hHFFu7qKTO+KLRsn/NQsPu3Pci+HGJIXf5wCL9DNVG000yTpI/4fNwIXbMqH2N95F9Ag 2B2NWq+2hpU+azqkE+xog1QW2c6OHnF5oI+dTL3sJrkEZezCprK/Zi5boU+rudTrfzXy T25OyrRnrb1l4ce70Psa5qRw8SUZbMW6hWUXGSIv9anxxMM+20ih41ywDiD88QhtC17p XYSkj0/MzozoPI+skokVkpoY5hweLr8GXt9I6D2azjivSV0j1SHomK2X+zB7n0jUCR+p +j5Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=2SQmi2lgJlQQmepGaN3TdkXlKQrqpQ5shsgKmrI88Zw=; b=03Pa5Fp1Wq61UWoTQHOkXzVzR+9bhNXdx4ZDgRpa9ipgb570FscSNicXZsEjfL55aV CXCWd2WATzI9IcAtVSiRbaAseYROH0fqQOzjeCPwPmiMhiCAb3WwTDQX+KxPcjy6teDD /EfeAW+HIRfHClnErn9XDqEKxLrtrFOj1lMSAX30eapJAyVmkgzTN+xO8+JRr1ldUmQQ mIU+YevCih2FWOGdrVB7OQo6QkRaxZ7PgB4FllJvOrsNOtSG3BQwdPlSAma+arIPAHjQ gdGZJ+BO4fjr1CsA6rkYhfW/jrTJGSnLkCfcd3Bcvo+0k6F6/cSsx/XUxC+/lfcByl59 Ts3A== X-Gm-Message-State: ACrzQf0XRj7dinPLTRjV0alBu/OmMdWD03hMFADmTHkh+yfZyccraJwj 7n1NwlxiyYHhClGja/2W1kk91w== X-Google-Smtp-Source: AMsMyM6ZA66X/TF+zcgrWpyJ7uQ9V5Ok1vcOS7zx0HebEDIz65e+UpM/H6cVFHRHi/tjEEjmsmwAkg== X-Received: by 2002:a05:6512:c1c:b0:499:acb9:5788 with SMTP id z28-20020a0565120c1c00b00499acb95788mr4478702lfu.347.1664006714973; Sat, 24 Sep 2022 01:05:14 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id y2-20020a2e5442000000b0026c41574790sm1696668ljd.30.2022.09.24.01.05.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 24 Sep 2022 01:05:14 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Sricharan R , Stephan Gerhold , Shawn Guo , Vinod Koul , krishna Lanka , Sivaprakash Murugesan , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 06/32] ARM: dts: qcom: msm8974: align TLMM pin configuration with DT schema Date: Sat, 24 Sep 2022 10:04:33 +0200 Message-Id: <20220924080459.13084-7-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220924080459.13084-1-krzysztof.kozlowski@linaro.org> References: <20220924080459.13084-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" DT schema expects TLMM pin configuration nodes to be named with '-state' suffix and their optional children with '-pins' suffix. Signed-off-by: Krzysztof Kozlowski --- .../qcom-msm8974-lge-nexus5-hammerhead.dts | 30 +++++++++---------- 1 file changed, 15 insertions(+), 15 deletions(-) diff --git a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts b/arc= h/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts index 6daceaa87802..8138f37233aa 100644 --- a/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts +++ b/arch/arm/boot/dts/qcom-msm8974-lge-nexus5-hammerhead.dts @@ -573,43 +573,43 @@ bcrmf@1 { }; =20 &tlmm { - sdc1_on: sdc1-on { - clk { + sdc1_on: sdc1-on-state { + clk-pins { pins =3D "sdc1_clk"; drive-strength =3D <16>; bias-disable; }; =20 - cmd-data { + cmd-data-pins { pins =3D "sdc1_cmd", "sdc1_data"; drive-strength =3D <10>; bias-pull-up; }; }; =20 - sdc2_on: sdc2-on { - clk { + sdc2_on: sdc2-on-state { + clk-pins { pins =3D "sdc2_clk"; drive-strength =3D <6>; bias-disable; }; =20 - cmd-data { + cmd-data-pins { pins =3D "sdc2_cmd", "sdc2_data"; drive-strength =3D <6>; bias-pull-up; }; }; =20 - mpu6515_pin: mpu6515 { + mpu6515_pin: mpu6515-state { pins =3D "gpio73"; function =3D "gpio"; bias-disable; input-enable; }; =20 - touch_pin: touch { - int { + touch_pin: touch-state { + int-pins { pins =3D "gpio5"; function =3D "gpio"; =20 @@ -618,7 +618,7 @@ int { input-enable; }; =20 - reset { + reset-pins { pins =3D "gpio8"; function =3D "gpio"; =20 @@ -627,25 +627,25 @@ reset { }; }; =20 - panel_pin: panel { + panel_pin: panel-state { pins =3D "gpio12"; function =3D "mdp_vsync"; drive-strength =3D <2>; bias-disable; }; =20 - bt_pin: bt { - hostwake { + bt_pin: bt-state { + hostwake-pins { pins =3D "gpio42"; function =3D "gpio"; }; =20 - devwake { + devwake-pins { pins =3D "gpio62"; function =3D "gpio"; }; =20 - shutdown { + shutdown-pins { pins =3D "gpio41"; function =3D "gpio"; }; --=20 2.34.1