From nobody Thu Apr 2 16:39:44 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D0E36C6FA8B for ; Thu, 22 Sep 2022 19:57:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232590AbiIVT5X (ORCPT ); Thu, 22 Sep 2022 15:57:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59636 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232367AbiIVT5F (ORCPT ); Thu, 22 Sep 2022 15:57:05 -0400 Received: from mail-lj1-x22a.google.com (mail-lj1-x22a.google.com [IPv6:2a00:1450:4864:20::22a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 476A6E3EEE for ; Thu, 22 Sep 2022 12:57:03 -0700 (PDT) Received: by mail-lj1-x22a.google.com with SMTP id q17so12248168lji.11 for ; Thu, 22 Sep 2022 12:57:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date; bh=zD648AnsuV0PNiCjTIvr+q3p3sIkDKW3NTFtNUlGeBg=; b=NLkJyVqJH5PHydsaDMfohBL/rDEj4hQP/eS5pxOdbwSeOHGaHr7GWHX327hfIuR17X Xs310I0ctd//b/q2bcspL3ZiAqJC/vFOjF6rhVSmk1Cx5Ggd/2BeSfX/bqlgMOWBiGox LwqLoO3pjLXVfkflnucbrznBcqvzrfEpIVHRCCfCp4Emv55sHI6rskhqLueBb7u0FoRP 5Ayp644KhLuUvKy1v4Lvs1vNpLqX96VZqKmwwTnJvrxo0a0yeMyYwKLJs6z7ftKKy/Ze M+UNgRvIWMjAl0zR0cRpR/c27Prbi5kuINjVItbZHPVS7lNZW6oovfs6C3mK9pwmq/wL oyow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date; bh=zD648AnsuV0PNiCjTIvr+q3p3sIkDKW3NTFtNUlGeBg=; b=LMjxCrRXBaLeJQ1t8puyqrGMutwiqhGmypUkqZijHSHBZcZHjvENAAWA4fKaBL59gn jE6mVbwtjXXNanQNJR0fEm5gJUSw3NDKx7XV9WT2v7XLE/nn1Yhq2KxnyJ8I/clmGzEg 5lHB/LG3Brjtt19tjVYu0lIKq5fXvu3CXoBsZzNvBjOj2g1FpnFt97c3AJBmFVSQ5TT2 bgXcL2wyWq6vZlzyrwY/EuZLu3T00/UDnON3Wy/zKlsmoP7flNDMKxQkxiHbPvJok9+Z GiuTYhhJsZtR0LAZEYg9FcXv/NJ/Z0W04pDfX6RxUoVJ/lgVj3udR5nPlTSpe8D/v0Nw 6U1w== X-Gm-Message-State: ACrzQf0xQNQglZ/JEXn+MrqP4fflds1ziyG0KtObDzdQyWQ3aW7bNq2F Pie73J298uK3ruY1Fgr8HQv/qQ== X-Google-Smtp-Source: AMsMyM6i8uqoZ2S0G5yCRtm8dCuh5z0/aMF6W0SFCfZR4Ul6B7E+Q1XRywvLoAJoZtWPTvCVA8H4sg== X-Received: by 2002:a05:651c:a0c:b0:26c:4f22:27ea with SMTP id k12-20020a05651c0a0c00b0026c4f2227eamr1682369ljq.281.1663876621506; Thu, 22 Sep 2022 12:57:01 -0700 (PDT) Received: from krzk-bin.. (78-11-189-27.static.ip.netia.com.pl. [78.11.189.27]) by smtp.gmail.com with ESMTPSA id x15-20020a19e00f000000b00498fc3d4d15sm1079375lfg.190.2022.09.22.12.57.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 Sep 2022 12:57:00 -0700 (PDT) From: Krzysztof Kozlowski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Srinivas Kandagatla , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH 04/12] dt-bindings: pinctrl: qcom,sc8280xp-lpass-lpi: fix matching pin config Date: Thu, 22 Sep 2022 21:56:43 +0200 Message-Id: <20220922195651.345369-5-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220922195651.345369-1-krzysztof.kozlowski@linaro.org> References: <20220922195651.345369-1-krzysztof.kozlowski@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The LPASS pin controller follows generic pin-controller bindings, so just like TLMM, should have subnodes with '-state' and '-pins'. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Rob Herring --- .../qcom,sc8280xp-lpass-lpi-pinctrl.yaml | 29 +++++++++++++++++-- 1 file changed, 27 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-= lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-= lpass-lpi-pinctrl.yaml index fb3ad6c0d80e..26e93e2c8c42 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-lpi-pin= ctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sc8280xp-lpass-lpi-pin= ctrl.yaml @@ -43,9 +43,17 @@ properties: gpio-ranges: maxItems: 1 =20 -#PIN CONFIGURATION NODES patternProperties: - '-pins$': + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sc8280xp-lpass-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sc8280xp-lpass-tlmm-state" + additionalProperties: false + +$defs: + qcom-sc8280xp-lpass-tlmm-state: type: object description: Pinctrl node's client devices use subnodes for desired pin configura= tion. @@ -130,4 +138,21 @@ examples: gpio-controller; #gpio-cells =3D <2>; gpio-ranges =3D <&lpi_tlmm 0 0 18>; + + dmic01-state { + dmic01-clk-pins { + pins =3D "gpio16"; + function =3D "dmic1_clk"; + }; + + dmic01-clk-sleep-pins { + pins =3D "gpio16"; + function =3D "dmic1_clk"; + }; + }; + + tx-swr-data-sleep-state { + pins =3D "gpio0", "gpio1"; + function =3D "swr_tx_data"; + }; }; --=20 2.34.1