From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 37F06C38142 for ; Wed, 24 Aug 2022 10:44:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236711AbiHXKoI (ORCPT ); Wed, 24 Aug 2022 06:44:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59668 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235737AbiHXKn6 (ORCPT ); Wed, 24 Aug 2022 06:43:58 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 33ADE82F87; Wed, 24 Aug 2022 03:43:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337803; cv=none; d=zohomail.com; s=zohoarc; b=nOoBOmU1Lb71NWhB2kDvzWmG5Dn1qDFV/HSZYLjIk1150z3WRzkGuft6EVjcIKH3Il1fNg3hl0S8tuOMp5VimqpZxZePLCF+2PVBQzvRJa1anXgsap4Ve2t/6n54Zfbl4arW399C2VxT86SmVt0O1U07YDyhR0dsuD1W7km91A0= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337803; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=EPz/gqrs9UAnKOmU1LI09g/Gr7azGI9lnGYOIQMvUFk=; b=lrNp5E/Xq8bzuTe1twNKOL8vIOOUZhZVMopUN7ukMquQt79WgdedBDAxzWXZj7TLV/Z2glv5V1kt69vNYinPY7tBnuEXY+RNer9ORNWgh8GjPWCe9A5v4hXFYsoFAMNptqUFmGZFeQEgT4Wo+OksWeRkK9+5WiB9h3Lt87/fFzI= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337803; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=EPz/gqrs9UAnKOmU1LI09g/Gr7azGI9lnGYOIQMvUFk=; b=TerAnyEyLODYhnd2lUysyep/ok/gbByuBHS5w002mmmiVwQnk2EiFkkNcYxg3jZ+ 8G8a++G8IzgAtNhR721NabSWd0jPiVBh41aROvsGoEAyufKzXZFULGQB3iIAlQTvPPm 1NnC+SARSXiXYOotCmSBgrO6PUtHUrN97ZxDO46A= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337800739519.6884663029855; Wed, 24 Aug 2022 03:43:20 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= Subject: [PATCH v5 1/7] dt-bindings: net: dsa: mediatek,mt7530: make trivial changes Date: Wed, 24 Aug 2022 13:40:34 +0300 Message-Id: <20220824104040.17527-2-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Make trivial changes on the binding. - Update title to include MT7531 switch. - Add me as a maintainer. List maintainers in alphabetical order by first name. - Add description to compatible strings. - Stretch descriptions up to the 80 character limit. - Remove lists for single items. - Remove quotes from $ref: "dsa.yaml#". Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL Reviewed-by: Krzysztof Kozlowski --- .../bindings/net/dsa/mediatek,mt7530.yaml | 39 +++++++++++-------- 1 file changed, 23 insertions(+), 16 deletions(-) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index 17ab6c69ecc7..4dc85a1cdfb5 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -4,12 +4,13 @@ $id: http://devicetree.org/schemas/net/dsa/mediatek,mt7530.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: Mediatek MT7530 Ethernet switch +title: Mediatek MT7530 and MT7531 Ethernet Switches =20 maintainers: - - Sean Wang + - Ar=C4=B1n=C3=A7 =C3=9CNAL - Landen Chao - DENG Qingfang + - Sean Wang =20 description: | Port 5 of mt7530 and mt7621 switch is muxed between: @@ -61,10 +62,18 @@ description: | =20 properties: compatible: - enum: - - mediatek,mt7530 - - mediatek,mt7531 - - mediatek,mt7621 + oneOf: + - description: + Standalone MT7530 and multi-chip module MT7530 in MT7623AI SoC + const: mediatek,mt7530 + + - description: + Standalone MT7531 + const: mediatek,mt7531 + + - description: + Multi-chip module MT7530 in MT7621AT, MT7621DAT and MT7621ST SoCs + const: mediatek,mt7621 =20 reg: maxItems: 1 @@ -79,7 +88,7 @@ properties: gpio-controller: type: boolean description: - if defined, MT7530's LED controller will run on GPIO mode. + If defined, MT7530's LED controller will run on GPIO mode. =20 "#interrupt-cells": const: 1 @@ -92,8 +101,8 @@ properties: io-supply: description: Phandle to the regulator node necessary for the I/O power. - See Documentation/devicetree/bindings/regulator/mt6323-regulator.txt - for details for the regulator setup on these boards. + See Documentation/devicetree/bindings/regulator/mt6323-regulator.txt= for + details for the regulator setup on these boards. =20 mediatek,mcm: type: boolean @@ -110,8 +119,8 @@ properties: =20 resets: description: - Phandle pointing to the system reset controller with line index for - the ethsys. + Phandle pointing to the system reset controller with line index for = the + ethsys. maxItems: 1 =20 patternProperties: @@ -136,8 +145,7 @@ patternProperties: - if: properties: label: - items: - - const: cpu + const: cpu then: required: - reg @@ -148,7 +156,7 @@ required: - reg =20 allOf: - - $ref: "dsa.yaml#" + - $ref: dsa.yaml# - if: required: - mediatek,mcm @@ -163,8 +171,7 @@ allOf: - if: properties: compatible: - items: - - const: mediatek,mt7530 + const: mediatek,mt7530 then: required: - core-supply --=20 2.34.1 From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 76483C00140 for ; Wed, 24 Aug 2022 10:44:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236394AbiHXKoO (ORCPT ); Wed, 24 Aug 2022 06:44:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59676 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235749AbiHXKn7 (ORCPT ); Wed, 24 Aug 2022 06:43:59 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6253282D03; Wed, 24 Aug 2022 03:43:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337809; cv=none; d=zohomail.com; s=zohoarc; b=drSpAOhQHvP2XQ283IG0/66J14vu863PTEJYSlw9l2+4RMjvoqPai/DvtrFpMBC1p+xvo9t9Yq/pZLUSXGZNJ1mrDLd45W7IEa3whV6YLoymAcUg5+kFDtSZSCcUPkNfYyaiXfk7xAGQA/u95s9GL4h9yaUvYufjpFuxy1YNwtY= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337809; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=MJQF6B48bWMLgZHfM1G8M4Eezq84VJ5GFh0l6i+/i3c=; b=cqto/XblXwhWuUhpVjxwwIG/1xcKRt56v81VARxfO7SxYaApakaQomsi2Rx9+sfiuW41+gyTHDtpuE8imAxJ5P1yniJDZIA7fROcttVELUTikXwRzINkXoRglu6/Alai/IG81Pfhm4OxNr4iGfyu/vxapuAGxl7dSg8D2vRfxLk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337809; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=MJQF6B48bWMLgZHfM1G8M4Eezq84VJ5GFh0l6i+/i3c=; b=PRz1liU5KgMaAThF/TK76OT8t0K6/oP6q8b2Q2a76IjOwdMCbWCEP00l9oi87iSO unB8yBvqugIFAwAWum9ec7LRure7r8FWo4/tG7c93O7iSfEprstNGoRNk1VTj+qaHRu HjYd4us6Ve7URc4jQdR3Sc2lFVpP7NjKGuh0+efM= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337807259354.28517080079007; Wed, 24 Aug 2022 03:43:27 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= Subject: [PATCH v5 2/7] dt-bindings: net: dsa: mediatek,mt7530: fix description of mediatek,mcm Date: Wed, 24 Aug 2022 13:40:35 +0300 Message-Id: <20220824104040.17527-3-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Fix the description of mediatek,mcm. mediatek,mcm is not used on MT7623NI. Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL Acked-by: Krzysztof Kozlowski --- .../devicetree/bindings/net/dsa/mediatek,mt7530.yaml | 5 ++--- 1 file changed, 2 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index 4dc85a1cdfb5..d5f167e6c990 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -107,9 +107,8 @@ properties: mediatek,mcm: type: boolean description: - if defined, indicates that either MT7530 is the part on multi-chip - module belong to MT7623A has or the remotely standalone chip as the - function MT7623N reference board provided for. + Used for MT7621AT, MT7621DAT, MT7621ST and MT7623AI SoCs which the M= T7530 + switch is a part of the multi-chip module. =20 reset-gpios: maxItems: 1 --=20 2.34.1 From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6E56BC00140 for ; Wed, 24 Aug 2022 10:44:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236897AbiHXKoU (ORCPT ); Wed, 24 Aug 2022 06:44:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59732 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236448AbiHXKoF (ORCPT ); Wed, 24 Aug 2022 06:44:05 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1C19582D03; Wed, 24 Aug 2022 03:44:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337815; cv=none; d=zohomail.com; s=zohoarc; b=C2CrcDGvGGlbmQM8noVex9DxH+AHfpv0U2g32Yq87be/wEudGSLwOXW4mP5BpbA/rRdq7AkSY74V2EXninZ164StQTplJQiPBlx19TjkfjilBoZgxVzzJ5d/g23j4D9yUGNF9iB62X9d1h10YwQYND86IiTpoO3v7u4zfhk0Fu4= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337815; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=4a6yR0j8dGKM4ne0vdVBY0NNjAAWFNbYDluSL0Atn+M=; b=GUc6zWurw6HN7sx50nE4MmGN5w3EjEXqj+PYk2RfhyZ/oHWWQwaAhqEE9lc4stGIk96/8GAouwX+hSPg5unCvhQwQRNMzhWudx9fhHkPoTRQgu81XYQDAVX4sZRj9NF7F9fMAySmp30K61Zn0PTX+ai4/s8Gww35D2stRVuEMk8= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337815; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=4a6yR0j8dGKM4ne0vdVBY0NNjAAWFNbYDluSL0Atn+M=; b=XHhowVbg9tMtLL2IW7VlCHk3tFN20Z+mDiZlDXUD4Dq3m7iauGzwnNIrSEyGfQog 5UVpR1bUWjrCEtgF4ytPle80zAK/cC+AjfJQP0P5qLz6uGnxbgkSzhJdOUuXY+3WNil RpSczgsb77AnHN3F7RZLGVuCRBaDhYGWUI+ZUUII= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337813774297.5497052009075; Wed, 24 Aug 2022 03:43:33 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= Subject: [PATCH v5 3/7] dt-bindings: net: dsa: mediatek,mt7530: fix reset lines Date: Wed, 24 Aug 2022 13:40:36 +0300 Message-Id: <20220824104040.17527-4-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org - Add description for reset-gpios. - Invalidate reset-gpios if mediatek,mcm is used. We cannot use multiple reset lines at the same time. - Invalidate mediatek,mcm if the compatible device is mediatek,mt7531. There is no multi-chip module version of mediatek,mt7531. - Require mediatek,mcm for mediatek,mt7621 as the compatible string is only used for the multi-chip module version of MT7530. Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL Reviewed-by: Krzysztof Kozlowski --- .../bindings/net/dsa/mediatek,mt7530.yaml | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index d5f167e6c990..13f54d402e06 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -111,6 +111,11 @@ properties: switch is a part of the multi-chip module. =20 reset-gpios: + description: + GPIO to reset the switch. Use this if mediatek,mcm is not used. + This property is optional because some boards share the reset line w= ith + other components which makes it impossible to probe the switch if the + reset line is used. maxItems: 1 =20 reset-names: @@ -160,6 +165,9 @@ allOf: required: - mediatek,mcm then: + properties: + reset-gpios: false + required: - resets - reset-names @@ -176,6 +184,22 @@ allOf: - core-supply - io-supply =20 + - if: + properties: + compatible: + const: mediatek,mt7531 + then: + properties: + mediatek,mcm: false + + - if: + properties: + compatible: + const: mediatek,mt7621 + then: + required: + - mediatek,mcm + unevaluatedProperties: false =20 examples: --=20 2.34.1 From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 08EC8C00140 for ; Wed, 24 Aug 2022 10:44:40 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236902AbiHXKoh (ORCPT ); Wed, 24 Aug 2022 06:44:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236907AbiHXKo0 (ORCPT ); Wed, 24 Aug 2022 06:44:26 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F245982F9A; Wed, 24 Aug 2022 03:44:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337823; cv=none; d=zohomail.com; s=zohoarc; b=Bs4zuVL8YraRAjZvgWkHjzgO0vAGolKXqNMj697AtcLdG+lUER1x2dGYvrcFSRBQkgtFIVvE/xHzES+K8VxX0NxYEOeuibcZWXG2BxlFd2lUaBS2vncQy19SKuXcDd4TykdFP4WaSVX5wYrVqYzCbWOj0T7v4wCNR2vZr13JA8w= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337823; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=/Em4aWyP+H0aOZOwwP3TtFIFI2zM+sD/PYWPFnpgJUE=; b=hKXP6IA0ozv9PwHKZzKKonOXuDsW/uNzKvakfxa0dVlfKoTq8p4/HI0p7Kio24OeVvDAdl4SXuOhTtc1Z5P9Zo66FFCqw7Ss46OncXVlyRTTJpg7NfEpbxitwyr1zL7oM69TBmmKPvbSQHUdhBC1NTIcyqvE1qQMwVtiiPZNJQY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337823; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=/Em4aWyP+H0aOZOwwP3TtFIFI2zM+sD/PYWPFnpgJUE=; b=UcrDZxIMsoVqI++q4PaTxkikPvL1by+BscDbk6EddMH1/wXUhWivB5h+6dGavoXv a5INMepelTPRjBhC0vhO2I/57sikQn59nBHAb0S6IJ68TLFQM+PXh2Rt3690vhmKqI4 kaueUSPQdcatMnnKDM+jymJogDM/DdbbAfNXNkac= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337820871354.9652774527401; Wed, 24 Aug 2022 03:43:40 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= , Krzysztof Kozlowski Subject: [PATCH v5 4/7] dt-bindings: net: dsa: mediatek,mt7530: update examples Date: Wed, 24 Aug 2022 13:40:37 +0300 Message-Id: <20220824104040.17527-5-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update the examples on the binding. - Add examples which include a wide variation of configurations. - Make example comments YAML comment instead of DT binding comment. - Add interrupt controller to the examples. Include header file for interrupt. - Change reset line for MT7621 examples. - Pretty formatting for the examples. - Change switch reg to 0. - Change port labels to fit the example, change port 4 label to wan. Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL Reviewed-by: Krzysztof Kozlowski --- .../bindings/net/dsa/mediatek,mt7530.yaml | 402 +++++++++++++++--- 1 file changed, 347 insertions(+), 55 deletions(-) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index 13f54d402e06..8dfc307e6e1b 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -203,42 +203,111 @@ allOf: unevaluatedProperties: false =20 examples: + # Example 1: Standalone MT7530 - | #include + mdio { #address-cells =3D <1>; #size-cells =3D <0>; + switch@0 { compatible =3D "mediatek,mt7530"; reg =3D <0>; =20 + reset-gpios =3D <&pio 33 0>; + core-supply =3D <&mt6323_vpa_reg>; io-supply =3D <&mt6323_vemc3v3_reg>; - reset-gpios =3D <&pio 33 GPIO_ACTIVE_HIGH>; =20 ethernet-ports { #address-cells =3D <1>; #size-cells =3D <0>; + port@0 { reg =3D <0>; - label =3D "lan0"; + label =3D "lan1"; }; =20 port@1 { reg =3D <1>; - label =3D "lan1"; + label =3D "lan2"; }; =20 port@2 { reg =3D <2>; - label =3D "lan2"; + label =3D "lan3"; }; =20 port@3 { reg =3D <3>; + label =3D "lan4"; + }; + + port@4 { + reg =3D <4>; + label =3D "wan"; + }; + + port@6 { + reg =3D <6>; + label =3D "cpu"; + ethernet =3D <&gmac0>; + phy-mode =3D "rgmii"; + + fixed-link { + speed =3D <1000>; + full-duplex; + pause; + }; + }; + }; + }; + }; + + # Example 2: MT7530 in MT7623AI SoC + - | + #include + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + switch@0 { + compatible =3D "mediatek,mt7530"; + reg =3D <0>; + + mediatek,mcm; + resets =3D <ðsys MT2701_ETHSYS_MCM_RST>; + reset-names =3D "mcm"; + + core-supply =3D <&mt6323_vpa_reg>; + io-supply =3D <&mt6323_vemc3v3_reg>; + + ethernet-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + label =3D "lan1"; + }; + + port@1 { + reg =3D <1>; + label =3D "lan2"; + }; + + port@2 { + reg =3D <2>; label =3D "lan3"; }; =20 + port@3 { + reg =3D <3>; + label =3D "lan4"; + }; + port@4 { reg =3D <4>; label =3D "wan"; @@ -249,85 +318,219 @@ examples: label =3D "cpu"; ethernet =3D <&gmac0>; phy-mode =3D "trgmii"; + fixed-link { speed =3D <1000>; full-duplex; + pause; }; }; }; }; }; =20 + # Example 3: Standalone MT7531 - | - //Example 2: MT7621: Port 4 is WAN port: 2nd GMAC -> Port 5 -> PHY por= t 4. + #include + #include =20 - ethernet { + mdio { #address-cells =3D <1>; #size-cells =3D <0>; - gmac0: mac@0 { - compatible =3D "mediatek,eth-mac"; + + switch@0 { + compatible =3D "mediatek,mt7531"; reg =3D <0>; - phy-mode =3D "rgmii"; =20 - fixed-link { - speed =3D <1000>; - full-duplex; - pause; + reset-gpios =3D <&pio 54 0>; + + interrupt-controller; + #interrupt-cells =3D <1>; + interrupt-parent =3D <&pio>; + interrupts =3D <53 IRQ_TYPE_LEVEL_HIGH>; + + ethernet-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + label =3D "lan1"; + }; + + port@1 { + reg =3D <1>; + label =3D "lan2"; + }; + + port@2 { + reg =3D <2>; + label =3D "lan3"; + }; + + port@3 { + reg =3D <3>; + label =3D "lan4"; + }; + + port@4 { + reg =3D <4>; + label =3D "wan"; + }; + + port@6 { + reg =3D <6>; + label =3D "cpu"; + ethernet =3D <&gmac0>; + phy-mode =3D "2500base-x"; + + fixed-link { + speed =3D <2500>; + full-duplex; + pause; + }; + }; }; }; + }; + + # Example 4: MT7530 in MT7621AT, MT7621DAT and MT7621ST SoCs + - | + #include + #include =20 - gmac1: mac@1 { + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + switch@0 { + compatible =3D "mediatek,mt7621"; + reg =3D <0>; + + mediatek,mcm; + resets =3D <&sysc MT7621_RST_MCM>; + reset-names =3D "mcm"; + + interrupt-controller; + #interrupt-cells =3D <1>; + interrupt-parent =3D <&gic>; + interrupts =3D ; + + ethernet-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + label =3D "lan1"; + }; + + port@1 { + reg =3D <1>; + label =3D "lan2"; + }; + + port@2 { + reg =3D <2>; + label =3D "lan3"; + }; + + port@3 { + reg =3D <3>; + label =3D "lan4"; + }; + + port@4 { + reg =3D <4>; + label =3D "wan"; + }; + + port@6 { + reg =3D <6>; + label =3D "cpu"; + ethernet =3D <&gmac0>; + phy-mode =3D "trgmii"; + + fixed-link { + speed =3D <1000>; + full-duplex; + pause; + }; + }; + }; + }; + }; + + # Example 5: MT7621: mux MT7530's phy4 to SoC's gmac1 + - | + #include + #include + + ethernet { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rgmii2_pins>; + + mac@1 { compatible =3D "mediatek,eth-mac"; reg =3D <1>; - phy-mode =3D "rgmii-txid"; - phy-handle =3D <&phy4>; + + phy-mode =3D "rgmii"; + phy-handle =3D <&example5_ethphy4>; }; =20 - mdio: mdio-bus { + mdio { #address-cells =3D <1>; #size-cells =3D <0>; =20 - /* Internal phy */ - phy4: ethernet-phy@4 { + /* MT7530's phy4 */ + example5_ethphy4: ethernet-phy@4 { reg =3D <4>; }; =20 - mt7530: switch@1f { + switch@0 { compatible =3D "mediatek,mt7621"; - reg =3D <0x1f>; - mediatek,mcm; + reg =3D <0>; =20 - resets =3D <&rstctrl 2>; + mediatek,mcm; + resets =3D <&sysc MT7621_RST_MCM>; reset-names =3D "mcm"; =20 + interrupt-controller; + #interrupt-cells =3D <1>; + interrupt-parent =3D <&gic>; + interrupts =3D ; + ethernet-ports { #address-cells =3D <1>; #size-cells =3D <0>; =20 port@0 { reg =3D <0>; - label =3D "lan0"; + label =3D "lan1"; }; =20 port@1 { reg =3D <1>; - label =3D "lan1"; + label =3D "lan2"; }; =20 port@2 { reg =3D <2>; - label =3D "lan2"; + label =3D "lan3"; }; =20 port@3 { reg =3D <3>; - label =3D "lan3"; + label =3D "lan4"; }; =20 - /* Commented out. Port 4 is handled by 2nd GMAC. + /* Commented out, phy4 is muxed to gmac1. port@4 { reg =3D <4>; - label =3D "lan4"; + label =3D "wan"; }; */ =20 @@ -335,7 +538,7 @@ examples: reg =3D <6>; label =3D "cpu"; ethernet =3D <&gmac0>; - phy-mode =3D "rgmii"; + phy-mode =3D "trgmii"; =20 fixed-link { speed =3D <1000>; @@ -348,82 +551,171 @@ examples: }; }; =20 + # Example 6: MT7621: mux external phy to SoC's gmac1 - | - //Example 3: MT7621: Port 5 is connected to external PHY: Port 5 -> ex= ternal PHY. + #include + #include =20 ethernet { #address-cells =3D <1>; #size-cells =3D <0>; - gmac_0: mac@0 { + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rgmii2_pins>; + + mac@1 { compatible =3D "mediatek,eth-mac"; - reg =3D <0>; + reg =3D <1>; + phy-mode =3D "rgmii"; + phy-handle =3D <&example6_ethphy7>; + }; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + /* External PHY */ + example6_ethphy7: ethernet-phy@7 { + reg =3D <7>; + phy-mode =3D "rgmii"; + }; + + switch@0 { + compatible =3D "mediatek,mt7621"; + reg =3D <0>; + + mediatek,mcm; + resets =3D <&sysc MT7621_RST_MCM>; + reset-names =3D "mcm"; + + interrupt-controller; + #interrupt-cells =3D <1>; + interrupt-parent =3D <&gic>; + interrupts =3D ; + + ethernet-ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + label =3D "lan1"; + }; + + port@1 { + reg =3D <1>; + label =3D "lan2"; + }; + + port@2 { + reg =3D <2>; + label =3D "lan3"; + }; + + port@3 { + reg =3D <3>; + label =3D "lan4"; + }; + + port@4 { + reg =3D <4>; + label =3D "wan"; + }; =20 - fixed-link { - speed =3D <1000>; - full-duplex; - pause; + port@6 { + reg =3D <6>; + label =3D "cpu"; + ethernet =3D <&gmac0>; + phy-mode =3D "trgmii"; + + fixed-link { + speed =3D <1000>; + full-duplex; + pause; + }; + }; + }; }; }; + }; =20 - mdio0: mdio-bus { + # Example 7: MT7621: mux external phy to MT7530's port 5 + - | + #include + #include + + ethernet { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&rgmii2_pins>; + + mdio { #address-cells =3D <1>; #size-cells =3D <0>; =20 - /* External phy */ - ephy5: ethernet-phy@7 { + /* External PHY */ + example7_ethphy7: ethernet-phy@7 { reg =3D <7>; + phy-mode =3D "rgmii"; }; =20 - switch@1f { + switch@0 { compatible =3D "mediatek,mt7621"; - reg =3D <0x1f>; - mediatek,mcm; + reg =3D <0>; =20 - resets =3D <&rstctrl 2>; + mediatek,mcm; + resets =3D <&sysc MT7621_RST_MCM>; reset-names =3D "mcm"; =20 + interrupt-controller; + #interrupt-cells =3D <1>; + interrupt-parent =3D <&gic>; + interrupts =3D ; + ethernet-ports { #address-cells =3D <1>; #size-cells =3D <0>; =20 port@0 { reg =3D <0>; - label =3D "lan0"; + label =3D "lan1"; }; =20 port@1 { reg =3D <1>; - label =3D "lan1"; + label =3D "lan2"; }; =20 port@2 { reg =3D <2>; - label =3D "lan2"; + label =3D "lan3"; }; =20 port@3 { reg =3D <3>; - label =3D "lan3"; + label =3D "lan4"; }; =20 port@4 { reg =3D <4>; - label =3D "lan4"; + label =3D "wan"; }; =20 port@5 { reg =3D <5>; - label =3D "lan5"; - phy-mode =3D "rgmii"; - phy-handle =3D <&ephy5>; + label =3D "extphy"; + phy-mode =3D "rgmii-txid"; + phy-handle =3D <&example7_ethphy7>; }; =20 - cpu_port0: port@6 { + port@6 { reg =3D <6>; label =3D "cpu"; - ethernet =3D <&gmac_0>; - phy-mode =3D "rgmii"; + ethernet =3D <&gmac0>; + phy-mode =3D "trgmii"; =20 fixed-link { speed =3D <1000>; --=20 2.34.1 From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 57223C00140 for ; Wed, 24 Aug 2022 10:44:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236448AbiHXKoe (ORCPT ); Wed, 24 Aug 2022 06:44:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59992 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236840AbiHXKoT (ORCPT ); Wed, 24 Aug 2022 06:44:19 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 923A68287C; Wed, 24 Aug 2022 03:44:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337829; cv=none; d=zohomail.com; s=zohoarc; b=iR51oLPt+GlmEdRfsJmc4+kzTTF8HpS/s9K3rlpCkzl9MBAOeg2Sbu7X1/IM1/1241p+bNlVoVemU+a2ddJnyilNeVI5cns9QzYwT8oJ3DbVEiSNznYSVozXccFXn4rOgrJZhMR9ah5JuZbT796sHPVmHDsjFEhmn5908iWEO9E= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337829; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=PqDAR68ha3p7OFhv0uUyatEsf2p9t1Rodd58LZPmYK0=; b=YRB4s6GICaG8jRH/FDHM8nm0Bn2YJYbnOOBRblm671pzmJJvf2PgChYcMC+C/0oXuTPNQl7KzQvBxZdHa5mZ/hsreRkBHD0rWaN4bxHu8dAW1r78rL2lz+KdWvmvms8RhRxQlst2ypoiuXot8MahKP98r+pw93ojv3n81ef3slk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337829; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=PqDAR68ha3p7OFhv0uUyatEsf2p9t1Rodd58LZPmYK0=; b=dLJ9r2Yd7D0e9nZnwDDOx7L0xQ7SYm8JhICoKU7rBqbkyLgaHpKXQ1UpEuYESRz2 AEgnn4W16v9pjN4lAGhd2ywXkVwI0zCq9japmyf3iDbHhOBUSCBTWmvmI4fUmZh7up/ IDiMv6sHPjo7O/5Ht8c8U7dVUXSBimTwvkEI5bhA= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337827365608.7276053298348; Wed, 24 Aug 2022 03:43:47 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= Subject: [PATCH v5 5/7] dt-bindings: net: dsa: mediatek,mt7530: define port binding per switch Date: Wed, 24 Aug 2022 13:40:38 +0300 Message-Id: <20220824104040.17527-6-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Define DSA port binding per switch model as each switch model requires different values for certain properties. Define reg property on $defs as it's the same for all switch models. Remove unnecessary lines as they are already included from the referred dsa.yaml. Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL --- .../bindings/net/dsa/mediatek,mt7530.yaml | 55 +++++++++++-------- 1 file changed, 33 insertions(+), 22 deletions(-) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index 8dfc307e6e1b..a6003db87113 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -127,37 +127,45 @@ properties: ethsys. maxItems: 1 =20 -patternProperties: - "^(ethernet-)?ports$": - type: object - - patternProperties: - "^(ethernet-)?port@[0-9]+$": - type: object - description: Ethernet switch ports - - unevaluatedProperties: false +required: + - compatible + - reg =20 - properties: - reg: - description: - Port address described must be 5 or 6 for CPU port and from 0 - to 5 for user ports. +$defs: + dsa-port-reg: + properties: + reg: + description: + Port address described must be 5 or 6 for CPU port and from 0 to= 5 for + user ports. =20 - allOf: - - $ref: dsa-port.yaml# - - if: + mt7530-dsa-port: + patternProperties: + "^(ethernet-)?ports$": + patternProperties: + "^(ethernet-)?port@[0-9]+$": + $ref: "#/$defs/dsa-port-reg" + if: properties: label: const: cpu then: required: - - reg - phy-mode =20 -required: - - compatible - - reg + mt7531-dsa-port: + patternProperties: + "^(ethernet-)?ports$": + patternProperties: + "^(ethernet-)?port@[0-9]+$": + $ref: "#/$defs/dsa-port-reg" + if: + properties: + label: + const: cpu + then: + required: + - phy-mode =20 allOf: - $ref: dsa.yaml# @@ -180,6 +188,7 @@ allOf: compatible: const: mediatek,mt7530 then: + $ref: "#/$defs/mt7530-dsa-port" required: - core-supply - io-supply @@ -189,6 +198,7 @@ allOf: compatible: const: mediatek,mt7531 then: + $ref: "#/$defs/mt7531-dsa-port" properties: mediatek,mcm: false =20 @@ -197,6 +207,7 @@ allOf: compatible: const: mediatek,mt7621 then: + $ref: "#/$defs/mt7530-dsa-port" required: - mediatek,mcm =20 --=20 2.34.1 From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 50541C00140 for ; Wed, 24 Aug 2022 10:44:44 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235545AbiHXKol (ORCPT ); Wed, 24 Aug 2022 06:44:41 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60096 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236911AbiHXKo0 (ORCPT ); Wed, 24 Aug 2022 06:44:26 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4C85582F92; Wed, 24 Aug 2022 03:44:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337835; cv=none; d=zohomail.com; s=zohoarc; b=nGBayXmFjxXQke5t4+LXhpw908kxXlrbaI77yke/xdxLf8u0Aq66+/yHxuQsPYN3XKQ6NIuobFEKD/jMOHzoeXqTqQJAfWL8tWu3d1VkAemAbn0x88IV3DA9h05fiEFuV6LggzQGNxtCXeDKYWvyZ638doYDvhqb7HkcLcmfjTU= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337835; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=vgkEJPRHfhmBzG1fz6Px6SFuhmQW5PscDfkr1hfPyIg=; b=AM4gARZTqUrevflwPr49ka8L1RNRGoGGube50iFbGiHkCSnCscqI3h/TlAbgBWKs6lwZLvITPng0vQLeQj+Jf6GnTD7Fdpn1q7SiGony5Pmk8aBEC72PUn/jubEry+uqz3D9Uo6Hdwdv8OQWQH8xeeXpwHPoyYIBcRxNOwBhK4w= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337835; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=vgkEJPRHfhmBzG1fz6Px6SFuhmQW5PscDfkr1hfPyIg=; b=D1hEC3pLOt5nC1l8d4mkQeIM8tEhZ9V3YHaTidY7iBckJE/D3Eyaf0l+JjA7FvlN u0wBHjIAwuLeqiyY67q/TboeEmnsuRljN41Y8cym45Pjnm1oKLuO/yEeRS67nvNy6gY 8Ssa8jaCBKbwHJPcw3n4F6IQXzZvi7GQG4VLrozA= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337833791867.3390861462567; Wed, 24 Aug 2022 03:43:53 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= Subject: [PATCH v5 6/7] dt-bindings: net: dsa: mediatek,mt7530: define phy-mode for switch models Date: Wed, 24 Aug 2022 13:40:39 +0300 Message-Id: <20220824104040.17527-7-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Define acceptable phy-mode values for the CPU port of mt7530 and mt7531 switches. Remove relevant information from the description of the binding. Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL --- .../bindings/net/dsa/mediatek,mt7530.yaml | 61 +++++++++++++++---- 1 file changed, 50 insertions(+), 11 deletions(-) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index a6003db87113..6d7228687d36 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -49,17 +49,6 @@ description: | * mt7621: phy-mode =3D "rgmii-txid"; * mt7623: phy-mode =3D "rgmii"; =20 - CPU-Ports need a phy-mode property: - Allowed values on mt7530 and mt7621: - - "rgmii" - - "trgmii" - On mt7531: - - "1000base-x" - - "2500base-x" - - "rgmii" - - "sgmii" - - properties: compatible: oneOf: @@ -150,6 +139,30 @@ $defs: label: const: cpu then: + if: + properties: + reg: + const: 5 + then: + properties: + phy-mode: + enum: + - gmii + - mii + - rgmii + else: + properties: + phy-mode: + enum: + - rgmii + - trgmii + + properties: + reg: + enum: + - 5 + - 6 + required: - phy-mode =20 @@ -164,6 +177,32 @@ $defs: label: const: cpu then: + if: + properties: + reg: + const: 5 + then: + properties: + phy-mode: + enum: + - 1000base-x + - 2500base-x + - rgmii + - sgmii + else: + properties: + phy-mode: + enum: + - 1000base-x + - 2500base-x + - sgmii + + properties: + reg: + enum: + - 5 + - 6 + required: - phy-mode =20 --=20 2.34.1 From nobody Sat Sep 21 15:33:52 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CCF24C00140 for ; Wed, 24 Aug 2022 10:44:56 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235461AbiHXKoy (ORCPT ); Wed, 24 Aug 2022 06:44:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60298 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236956AbiHXKog (ORCPT ); Wed, 24 Aug 2022 06:44:36 -0400 Received: from sender4-op-o14.zoho.com (sender4-op-o14.zoho.com [136.143.188.14]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 92DA282FAD; Wed, 24 Aug 2022 03:44:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1661337841; cv=none; d=zohomail.com; s=zohoarc; b=DGFoXwrSpv+yWpxI5j0y8hE5AkUjtKoMW+7hWOF0FIyThNe93/+I+OJ5bWw/RiKIvgzmlVmsMfve569aTt+VGbmiCaol6VkKyrUSy0I7fvmqftwKzc1zKU9zWNCSX0rjf0QqG5eknnVHXENJne7HuvfloKD0c6xJVBVoCGS2A1w= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1661337841; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:To; bh=cPLqf0aeTGu1FRkQmqhlJeNc1VRyE6MSbUv3PkNrmos=; b=Rd6sS4uLNCiI61NKW93ZBs+pguQj+iK9NrWQBaxbcrAZZs3PlOkizUbJmq7BXgEvjFtNrXdJNo4kTsCYO/DSH4M0+Pf7hBKnsZ7StDz6GNhlBgOJFzkLsIIkKtlINwnFGoF1NkjMgnTDLZgdFGMtLTP1CtFymaEV+kyHS1pN7SM= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=arinc9.com; spf=pass smtp.mailfrom=arinc.unal@arinc9.com; dmarc=pass header.from= DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1661337841; s=zmail; d=arinc9.com; i=arinc.unal@arinc9.com; h=From:From:To:To:Cc:Cc:Subject:Subject:Date:Date:Message-Id:Message-Id:In-Reply-To:References:MIME-Version:Content-Type:Content-Transfer-Encoding:Reply-To; bh=cPLqf0aeTGu1FRkQmqhlJeNc1VRyE6MSbUv3PkNrmos=; b=RxpK93jozgkgCv0QAS28ERzBObDK9gYdsWcbKiZYkzRYWzet0ti917LzNq2xf5B8 0ioH1d2tQeOMFaAjWLb+vxEuIIcVrh22QE3Q+w4ROXnnoN0lEVnHec0g9r39OAPGJmT sR4WppFERQ0bW0rAZxrLcxH2opMo5GFCd/lVRgFI= Received: from arinc9-PC.lan (37.120.152.236 [37.120.152.236]) by mx.zohomail.com with SMTPS id 1661337840616440.98601086738756; Wed, 24 Aug 2022 03:44:00 -0700 (PDT) From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= To: Andrew Lunn , Vivien Didelot , Florian Fainelli , Vladimir Oltean , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Matthias Brugger , Sean Wang , Landen Chao , DENG Qingfang , Frank Wunderlich , Luiz Angelo Daros de Luca , Sander Vanheule , Daniel Golle , erkin.bozoglu@xeront.com, Sergio Paracuellos Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= , Krzysztof Kozlowski Subject: [PATCH v5 7/7] dt-bindings: net: dsa: mediatek,mt7530: update binding description Date: Wed, 24 Aug 2022 13:40:40 +0300 Message-Id: <20220824104040.17527-8-arinc.unal@arinc9.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220824104040.17527-1-arinc.unal@arinc9.com> References: <20220824104040.17527-1-arinc.unal@arinc9.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ZohoMailClient: External Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update the description of the binding. - Describe the switches, which SoCs they are in, or if they are standalone. - Explain the various ways of configuring MT7530's port 5. - Remove phy-mode =3D "rgmii-txid" from description. Same code path is followed for delayed rgmii and rgmii phy-mode on mtk_eth_soc.c. Signed-off-by: Ar=C4=B1n=C3=A7 =C3=9CNAL Acked-by: Krzysztof Kozlowski --- .../bindings/net/dsa/mediatek,mt7530.yaml | 97 ++++++++++++------- 1 file changed, 62 insertions(+), 35 deletions(-) diff --git a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml= b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml index 6d7228687d36..d45af810ea13 100644 --- a/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml +++ b/Documentation/devicetree/bindings/net/dsa/mediatek,mt7530.yaml @@ -13,41 +13,68 @@ maintainers: - Sean Wang =20 description: | - Port 5 of mt7530 and mt7621 switch is muxed between: - 1. GMAC5: GMAC5 can interface with another external MAC or PHY. - 2. PHY of port 0 or port 4: PHY interfaces with an external MAC like 2nd= GMAC - of the SOC. Used in many setups where port 0/4 becomes the WAN port. - Note: On a MT7621 SOC with integrated switch: 2nd GMAC can only conne= cted to - GMAC5 when the gpios for RGMII2 (GPIO 22-33) are not used and not - connected to external component! - - Port 5 modes/configurations: - 1. Port 5 is disabled and isolated: An external phy can interface to the= 2nd - GMAC of the SOC. - In the case of a build-in MT7530 switch, port 5 shares the RGMII bus = with 2nd - GMAC and an optional external phy. Mind the GPIO/pinctl settings of t= he SOC! - 2. Port 5 is muxed to PHY of port 0/4: Port 0/4 interfaces with 2nd GMAC. - It is a simple MAC to PHY interface, port 5 needs to be setup for xMI= I mode - and RGMII delay. - 3. Port 5 is muxed to GMAC5 and can interface to an external phy. - Port 5 becomes an extra switch port. - Only works on platform where external phy TX<->RX lines are swapped. - Like in the Ubiquiti ER-X-SFP. - 4. Port 5 is muxed to GMAC5 and interfaces with the 2nd GAMC as 2nd CPU = port. - Currently a 2nd CPU port is not supported by DSA code. - - Depending on how the external PHY is wired: - 1. normal: The PHY can only connect to 2nd GMAC but not to the switch - 2. swapped: RGMII TX, RX are swapped; external phy interface with the sw= itch as - a ethernet port. But can't interface to the 2nd GMAC. - - Based on the DT the port 5 mode is configured. - - Driver tries to lookup the phy-handle of the 2nd GMAC of the master devi= ce. - When phy-handle matches PHY of port 0 or 4 then port 5 set-up as mode 2. - phy-mode must be set, see also example 2 below! - * mt7621: phy-mode =3D "rgmii-txid"; - * mt7623: phy-mode =3D "rgmii"; + There are two versions of MT7530, standalone and in a multi-chip module. + + MT7530 is a part of the multi-chip module in MT7620AN, MT7620DA, MT7620D= AN, + MT7620NN, MT7621AT, MT7621DAT, MT7621ST and MT7623AI SoCs. + + MT7530 in MT7620AN, MT7620DA, MT7620DAN and MT7620NN SoCs has got 10/100= PHYs + and the switch registers are directly mapped into SoC's memory map rathe= r than + using MDIO. The DSA driver currently doesn't support this. + + There is only the standalone version of MT7531. + + Port 5 on MT7530 has got various ways of configuration. + + For standalone MT7530: + + - Port 5 can be used as a CPU port. + + - PHY 0 or 4 of the switch can be muxed to connect to the gmac of the = SoC + which port 5 is wired to. Usually used for connecting the wan port + directly to the CPU to achieve 2 Gbps routing in total. + + The driver looks up the reg on the ethernet-phy node which the phy-h= andle + property refers to on the gmac node to mux the specified phy. + + The driver requires the gmac of the SoC to have "mediatek,eth-mac" a= s the + compatible string and the reg must be 1. So, for now, only gmac1 of = an + MediaTek SoC can benefit this. Banana Pi BPI-R2 suits this. + Check out example 5 for a similar configuration. + + - Port 5 can be wired to an external phy. Port 5 becomes a DSA slave. + Check out example 7 for a similar configuration. + + For multi-chip module MT7530: + + - Port 5 can be used as a CPU port. + + - PHY 0 or 4 of the switch can be muxed to connect to gmac1 of the SoC. + Usually used for connecting the wan port directly to the CPU to achi= eve 2 + Gbps routing in total. + + The driver looks up the reg on the ethernet-phy node which the phy-h= andle + property refers to on the gmac node to mux the specified phy. + + For the MT7621 SoCs, rgmii2 group must be claimed with rgmii2 functi= on. + Check out example 5. + + - In case of an external phy wired to gmac1 of the SoC, port 5 must no= t be + enabled. + + In case of muxing PHY 0 or 4, the external phy must not be enabled. + + For the MT7621 SoCs, rgmii2 group must be claimed with rgmii2 functi= on. + Check out example 6. + + - Port 5 can be muxed to an external phy. Port 5 becomes a DSA slave. + The external phy must be wired TX to TX to gmac1 of the SoC for this= to + work. Ubiquiti EdgeRouter X SFP is wired this way. + + Muxing PHY 0 or 4 won't work when the external phy is connected TX t= o TX. + + For the MT7621 SoCs, rgmii2 group must be claimed with gpio function. + Check out example 7. =20 properties: compatible: --=20 2.34.1