From nobody Wed Apr 24 14:33:35 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 65C39C19F2D for ; Fri, 5 Aug 2022 23:44:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241836AbiHEXot (ORCPT ); Fri, 5 Aug 2022 19:44:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56808 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241800AbiHEXoo (ORCPT ); Fri, 5 Aug 2022 19:44:44 -0400 Received: from out5-smtp.messagingengine.com (out5-smtp.messagingengine.com [66.111.4.29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EBF2B6D578; Fri, 5 Aug 2022 16:44:42 -0700 (PDT) Received: from compute3.internal (compute3.nyi.internal [10.202.2.43]) by mailout.nyi.internal (Postfix) with ESMTP id 5A26F5C010D; Fri, 5 Aug 2022 19:44:42 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute3.internal (MEProxy); Fri, 05 Aug 2022 19:44:42 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= tom-fitzhenry.me.uk; h=cc:cc:content-transfer-encoding:date:date :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:sender:subject:subject:to:to; s=fm3; t= 1659743082; x=1659829482; bh=0dQ5sBGNY8jDm8tF1pEhh6RL6mwkEymxNsl 3o23Kxbk=; b=YpaCZmLOBjoAzzRmyNghk7UYTV8SN66kdCZZaPO2UEimHA8JwHs I+EKQL/bw6bDd/CEQI53rHZj/vqPTLzCU3WVw0+70Y6iENFh6/ULObfClFNJ9Srk Vp1F1nAnjIiIFillr+1zZVe+DD37OLEoY/NcY8zo7t0OXrIb7rxzec8d0veiBAYD MGx6jA5LO4Zf7uDWuL6sEz0Vgrkk6KyBx334Y2cVmcygGbzSPLU5tOQi7mqswnfZ tdhWFnuZzFi8ma4rOB1GpuGffes7nR7yZK8hmmtZRP2P8wPUAuaAET7pPw2akakK HdFsELn16vGkk3FMRYmhDlr0hxdwc7QBtTw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding:date:date :feedback-id:feedback-id:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:sender:subject :subject:to:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender :x-sasl-enc; s=fm3; t=1659743082; x=1659829482; bh=0dQ5sBGNY8jDm 8tF1pEhh6RL6mwkEymxNsl3o23Kxbk=; b=DrDuQXw6Wzcvao6TxmsfD4PlvEM5b D85P5lSMhCUoBzF6xuC4XntkWOwIPFWNQDIjCAGTQnvUSdukNigqypLThYXtwQjh tK1lKGlr5oVKyULP46DFmsuQrNqXvQbfSe0lJtb+8dMg3Q2zZu9jvdiS8APU7NAE vqo4w8nQT8ijzsRCTyDOxRURk0i6+dl3tNr//5dsht4aN18+bHJWRwGPxlcrpQpc AEOIBywJrU5C8zaIEvKuSK0ug0iBFiu52NH3YOE0i+T5Zo9608EOOF1qqvbrgIHf OzOvIoKNadmzayGx1VMLC8eOOBTlQkGcKxWcgbF5qBQ3iIYoqnQ/dLrHQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvfedrvdefvddgvdehucetufdoteggodetrfdotf fvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfqfgfvpdfurfetoffkrfgpnffqhgen uceurghilhhouhhtmecufedttdenucesvcftvggtihhpihgvnhhtshculddquddttddmne cujfgurhephffvvefufffkofgjfhgggfestdekredtredttdenucfhrhhomhepvfhomhcu hfhithiihhgvnhhrhicuoehtohhmsehtohhmqdhfihhtiihhvghnrhihrdhmvgdruhhkqe enucggtffrrghtthgvrhhnpeefgeejteevgeeilefhgedtteetvddvgeekudfgtdeujeev ffefuedtjeejlefhfeenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrih hlfhhrohhmpehtohhmsehtohhmqdhfihhtiihhvghnrhihrdhmvgdruhhk X-ME-Proxy: Feedback-ID: iefc945ae:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Fri, 5 Aug 2022 19:44:37 -0400 (EDT) From: Tom Fitzhenry To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, heiko@sntech.de Cc: tom@tom-fitzhenry.me.uk, megi@xff.cz, martijn@brixit.nl, ayufan@ayufan.eu, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Samuel Dionne-Riel Subject: [PATCH v2 1/3] arm64: dts: rockchip: Add RK3399-T opp Date: Sat, 6 Aug 2022 09:44:09 +1000 Message-Id: <20220805234411.303055-2-tom@tom-fitzhenry.me.uk> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20220805234411.303055-1-tom@tom-fitzhenry.me.uk> References: <20220805234411.303055-1-tom@tom-fitzhenry.me.uk> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Samuel Dionne-Riel These tables were derived from the regular RK3399 table, by dropping entries exceeding recommended operating conditions from the datasheet, and clamping the last exceeding value where it made sense. Signed-off-by: Samuel Dionne-Riel --- .../arm64/boot/dts/rockchip/rk3399-t-opp.dtsi | 118 ++++++++++++++++++ 1 file changed, 118 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi diff --git a/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi b/arch/arm64/bo= ot/dts/rockchip/rk3399-t-opp.dtsi new file mode 100644 index 0000000000000..ec153015d9d13 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3399-t-opp.dtsi @@ -0,0 +1,118 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2022 Samuel Dionne-Riel + */ + +/ { + cluster0_opp: opp-table-0 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp00 { + opp-hz =3D /bits/ 64 <408000000>; + opp-microvolt =3D <825000 825000 925000>; + clock-latency-ns =3D <40000>; + }; + opp01 { + opp-hz =3D /bits/ 64 <600000000>; + opp-microvolt =3D <825000 825000 925000>; + }; + opp02 { + opp-hz =3D /bits/ 64 <816000000>; + opp-microvolt =3D <850000 850000 925000>; + }; + opp03 { + opp-hz =3D /bits/ 64 <1008000000>; + opp-microvolt =3D <925000 925000 925000>; + }; + }; + + cluster1_opp: opp-table-1 { + compatible =3D "operating-points-v2"; + opp-shared; + + opp00 { + opp-hz =3D /bits/ 64 <408000000>; + opp-microvolt =3D <825000 825000 1150000>; + clock-latency-ns =3D <40000>; + }; + opp01 { + opp-hz =3D /bits/ 64 <600000000>; + opp-microvolt =3D <825000 825000 1150000>; + }; + opp02 { + opp-hz =3D /bits/ 64 <816000000>; + opp-microvolt =3D <825000 825000 1150000>; + }; + opp03 { + opp-hz =3D /bits/ 64 <1008000000>; + opp-microvolt =3D <875000 875000 1150000>; + }; + opp04 { + opp-hz =3D /bits/ 64 <1200000000>; + opp-microvolt =3D <950000 950000 1150000>; + }; + opp05 { + opp-hz =3D /bits/ 64 <1416000000>; + opp-microvolt =3D <1025000 1025000 1150000>; + }; + opp06 { + opp-hz =3D /bits/ 64 <1500000000>; + opp-microvolt =3D <1100000 1100000 1150000>; + }; + }; + + gpu_opp_table: opp-table-2 { + compatible =3D "operating-points-v2"; + + opp00 { + opp-hz =3D /bits/ 64 <200000000>; + opp-microvolt =3D <825000 825000 975000>; + }; + opp01 { + opp-hz =3D /bits/ 64 <297000000>; + opp-microvolt =3D <825000 825000 975000>; + }; + opp02 { + opp-hz =3D /bits/ 64 <400000000>; + opp-microvolt =3D <825000 825000 975000>; + }; + opp03 { + opp-hz =3D /bits/ 64 <500000000>; + opp-microvolt =3D <875000 875000 975000>; + }; + opp04 { + opp-hz =3D /bits/ 64 <600000000>; + opp-microvolt =3D <925000 925000 975000>; + }; + }; +}; + +&cpu_l0 { + operating-points-v2 =3D <&cluster0_opp>; +}; + +&cpu_l1 { + operating-points-v2 =3D <&cluster0_opp>; +}; + +&cpu_l2 { + operating-points-v2 =3D <&cluster0_opp>; +}; + +&cpu_l3 { + operating-points-v2 =3D <&cluster0_opp>; +}; + +&cpu_b0 { + operating-points-v2 =3D <&cluster1_opp>; +}; + +&cpu_b1 { + operating-points-v2 =3D <&cluster1_opp>; +}; + +&gpu { + operating-points-v2 =3D <&gpu_opp_table>; +}; --=20 2.37.1 From nobody Wed Apr 24 14:33:35 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 61AF2C00140 for ; Fri, 5 Aug 2022 23:44:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241818AbiHEXox (ORCPT ); Fri, 5 Aug 2022 19:44:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56876 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241811AbiHEXos (ORCPT ); Fri, 5 Aug 2022 19:44:48 -0400 Received: from out5-smtp.messagingengine.com (out5-smtp.messagingengine.com [66.111.4.29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 003786D578; Fri, 5 Aug 2022 16:44:47 -0700 (PDT) Received: from compute3.internal (compute3.nyi.internal [10.202.2.43]) by mailout.nyi.internal (Postfix) with ESMTP id 63F425C0126; Fri, 5 Aug 2022 19:44:47 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute3.internal (MEProxy); Fri, 05 Aug 2022 19:44:47 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= tom-fitzhenry.me.uk; h=cc:cc:content-transfer-encoding:date:date :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:sender:subject:subject:to:to; s=fm3; t= 1659743087; x=1659829487; bh=fnd7IRtL47oZ3GEXBeTqA34XltR+qlUApMq Kfs2uGec=; b=Vz49L/nApOKaHAXZ3mZVCxS6X8jFu5qXcksTJpPE0qaAODEGdcy IUkOqIUK3BngQ4Tz3v0zLGg9Fuao7xIzcAk7mGGCWwVXsaY6YfLPSnbB50rPrWaU +MZAl23NTuxivCMaVCjkQ32Z0BZ8BnbG1tUyabe/5vRiTNzfVPS+2bqxG3/Sj/pg +GfMxq7cRn+nrkXz3HsMSPqlcnI9lmGYuNzp5gqWKYd3tppm2ZYzmKs6EcYXuqFX 3yq25V2ZUzcyfEKDVUeYt00m1EQHtpvxoMZY7NxIXGpSER2JOLSg+QQDGK01iWh+ xKrHogXQJ/dYv4M48Y28by6N7sNoUPP1ymQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding:date:date :feedback-id:feedback-id:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:sender:subject :subject:to:to:x-me-proxy:x-me-proxy:x-me-sender:x-me-sender :x-sasl-enc; s=fm3; t=1659743087; x=1659829487; bh=fnd7IRtL47oZ3 GEXBeTqA34XltR+qlUApMqKfs2uGec=; b=pcM5qPbEsQahc07LTRg87k6zdImSy 1ofRAmBB0r3qaanJRS8WtpF1LpN0GEtojhi0H9aluoXIpp1CSH2BdQJ5s5Aj3k5f FnOxbLF1NX2mF+YmM965U82sD4eB2hIdd1IuQgkVyBYK0YHra2MD/J3A7E9jkzn+ ifBMvk+6xSpF7sF2e+jkKaTf52QovL6NKdFkP9MJ62nJOCkOyWPiorajwE4fGIcG H4Macjw7bitr7Rmq41tx+CmAlmNrT0Gq4To2oppRU46sMfe/Jwak40p2swKWhy27 84Fy8KsGcMaHxLZkcPmeN38skdLmTXod/l3p+3jcQUyoJyQncN8cQ4YlQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvfedrvdefvddgvdehucetufdoteggodetrfdotf fvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfqfgfvpdfurfetoffkrfgpnffqhgen uceurghilhhouhhtmecufedttdenucenucfjughrpefhvfevufffkffojghfggfgsedtke ertdertddtnecuhfhrohhmpefvohhmucfhihhtiihhvghnrhihuceothhomhesthhomhdq fhhithiihhgvnhhrhidrmhgvrdhukheqnecuggftrfgrthhtvghrnhepudehfedtkefgfe duieelgeegleettdehteefgfeuueegffelteeiiefftddutdevnecuffhomhgrihhnpehp ihhnvgeigedrohhrghenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrih hlfhhrohhmpehtohhmsehtohhmqdhfihhtiihhvghnrhihrdhmvgdruhhk X-ME-Proxy: Feedback-ID: iefc945ae:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Fri, 5 Aug 2022 19:44:43 -0400 (EDT) From: Tom Fitzhenry To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, heiko@sntech.de Cc: tom@tom-fitzhenry.me.uk, megi@xff.cz, martijn@brixit.nl, ayufan@ayufan.eu, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/3] dt-bindings: arm: rockchip: Add PinePhone Pro bindings Date: Sat, 6 Aug 2022 09:44:10 +1000 Message-Id: <20220805234411.303055-3-tom@tom-fitzhenry.me.uk> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20220805234411.303055-1-tom@tom-fitzhenry.me.uk> References: <20220805234411.303055-1-tom@tom-fitzhenry.me.uk> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Document board compatible names for Pine64 PinePhonePro. https://wiki.pine64.org/wiki/PinePhone_Pro Signed-off-by: Tom Fitzhenry Acked-by: Rob Herring --- Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 7811ba64149cb..8ddedbd1ce317 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -494,6 +494,11 @@ properties: - const: pine64,pinenote - const: rockchip,rk3566 =20 + - description: Pine64 PinePhonePro + items: + - const: pine64,pinephone-pro + - const: rockchip,rk3399 + - description: Pine64 Rock64 items: - const: pine64,rock64 --=20 2.37.1 From nobody Wed Apr 24 14:33:35 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 49B0EC25B08 for ; Fri, 5 Aug 2022 23:45:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241933AbiHEXpK (ORCPT ); Fri, 5 Aug 2022 19:45:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57304 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241927AbiHEXpA (ORCPT ); Fri, 5 Aug 2022 19:45:00 -0400 Received: from out5-smtp.messagingengine.com (out5-smtp.messagingengine.com [66.111.4.29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3B7B57D1D3; Fri, 5 Aug 2022 16:44:57 -0700 (PDT) Received: from compute4.internal (compute4.nyi.internal [10.202.2.44]) by mailout.nyi.internal (Postfix) with ESMTP id 9187F5C012B; Fri, 5 Aug 2022 19:44:56 -0400 (EDT) Received: from mailfrontend1 ([10.202.2.162]) by compute4.internal (MEProxy); Fri, 05 Aug 2022 19:44:56 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= tom-fitzhenry.me.uk; h=cc:cc:content-transfer-encoding :content-type:date:date:from:from:in-reply-to:in-reply-to :message-id:mime-version:references:reply-to:sender:subject :subject:to:to; s=fm3; t=1659743096; x=1659829496; bh=3IVRSRyrB7 FPlfE92spwjV+FSWz7caxHpzOC2ctJV88=; b=TFNkZSBtoPzd/pL+udxn5LR9QZ Dy9W1AkCBJUtOYYmeYin0V2uoTHQIjnHFMdL1B8cPvyI5JhGy/QXSigU6tAs5rFM TGAXNfKK+kxrdMo41UuIAnKz9ir+ht1P896hcNdfuKM+aWweJ8R75iAjxVP3XEao BlijwuFhLdAAWcH9jvdoC0J1m5bIvc52LiE5LyCN8fQGWO1XZMtcg/Z02bfEjfCp J1aaO8ywCnfAKqjh6c2Tc4bJlj8bs7fFWqQ0lWdTRfQBK8FzEYVZhKTteIiA7TsA MJpwlNLjyVowYbmCpyW4rLm0ckEsknd7R95MmRbU+rbHdZ6x+BFHy1WZ7WvQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:date:date:feedback-id:feedback-id:from:from :in-reply-to:in-reply-to:message-id:mime-version:references :reply-to:sender:subject:subject:to:to:x-me-proxy:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm3; t=1659743096; x= 1659829496; bh=3IVRSRyrB7FPlfE92spwjV+FSWz7caxHpzOC2ctJV88=; b=c CU9t2eB+hVltuv1TcfbqxlPuf7Fc1IknDX5xibTNsrrOkqyQrMPX0s7vgnnBkV6i u/UaTFvVQKF8/XtqB0iBboq8a6Fe8CK16zEht0Ea836azRTRDfUfLjucpLcYh9Dh C/UR5av473jWmykQedimbNfmx3CtQbEkfLlTkkt7+1yrWQLDjVtDOqJNFMBQGlXu Yilfr4FoJPX+M2hUwSukTAJdlWglaLlGeDgRkTE51M30RqW6idY3dKztwSn6SaEb 8kIeJO/oViekigNJ2P45oZ6IDHbh3hKDqgj9GHgiwa+ArzwH4N30VYzrdJQ26PaL UyNLbdl/DQwgljSVZBKpw== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedvfedrvdefvddgvdeiucetufdoteggodetrfdotf fvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfqfgfvpdfurfetoffkrfgpnffqhgen uceurghilhhouhhtmecufedttdenucenucfjughrpefhvfevufffkffojghfgggtgfesth ekredtredtjeenucfhrhhomhepvfhomhcuhfhithiihhgvnhhrhicuoehtohhmsehtohhm qdhfihhtiihhvghnrhihrdhmvgdruhhkqeenucggtffrrghtthgvrhhnpeekhfekkeduie dthefggeehkeeiuedvjedthfevhfejkeegteegffdttdetvdeigfenucffohhmrghinhep ghhithhlrggsrdgtohhmpdhmvghgohhushdrtghomhdpphhinhgvieegrdhorhhgnecuve hluhhsthgvrhfuihiivgeptdenucfrrghrrghmpehmrghilhhfrhhomhepthhomhesthho mhdqfhhithiihhgvnhhrhidrmhgvrdhukh X-ME-Proxy: Feedback-ID: iefc945ae:Fastmail Received: by mail.messagingengine.com (Postfix) with ESMTPA; Fri, 5 Aug 2022 19:44:52 -0400 (EDT) From: Tom Fitzhenry To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, heiko@sntech.de Cc: tom@tom-fitzhenry.me.uk, megi@xff.cz, martijn@brixit.nl, ayufan@ayufan.eu, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 3/3] arm64: dts: rockchip: Add initial support for Pine64 PinePhone Pro Date: Sat, 6 Aug 2022 09:44:11 +1000 Message-Id: <20220805234411.303055-4-tom@tom-fitzhenry.me.uk> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20220805234411.303055-1-tom@tom-fitzhenry.me.uk> References: <20220805234411.303055-1-tom@tom-fitzhenry.me.uk> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This is a basic DT containing regulators and UART, intended to be a base that myself and others can add additional nodes in future patches. Tested to work: booting from eMMC, output over UART. This is derived from a combination of https://gitlab.com/pine64-org/linux and https://megous.com/git/linux. https://wiki.pine64.org/wiki/PinePhone_Pro Co-developed-by: Ondrej Jirman Co-developed-by: Martijn Braam Co-developed-by: Kamil Trzci=C5=84ski Signed-off-by: Tom Fitzhenry Reviewed-by: Caleb Connolly --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../dts/rockchip/rk3399-pinephone-pro.dts | 385 ++++++++++++++++++ 2 files changed, 386 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index ef79a672804a1..cb42e0a15808e 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -42,6 +42,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-nanopi-neo4.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-nanopi-r4s.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-orangepi.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-pinebook-pro.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-pinephone-pro.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-puma-haikou.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-roc-pc.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3399-roc-pc-mezzanine.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts b/arch/a= rm64/boot/dts/rockchip/rk3399-pinephone-pro.dts new file mode 100644 index 0000000000000..f5608487ad58f --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3399-pinephone-pro.dts @@ -0,0 +1,385 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Martijn Braam + * Copyright (c) 2021 Kamil Trzci=C5=84ski + */ + +// PinePhone Pro datasheet: https://files.pine64.org/doc/PinePhonePro/Pine= phonePro-Schematic-V1.0-20211127.pdf + +/dts-v1/; +#include +#include +#include "rk3399.dtsi" +#include "rk3399-t-opp.dtsi" + +/ { + model =3D "Pine64 PinePhonePro"; + compatible =3D "pine64,pinephone-pro", "rockchip,rk3399"; + chassis-type =3D "handset"; + + aliases { + mmc0 =3D &sdio0; + mmc1 =3D &sdmmc; + mmc2 =3D &sdhci; + }; + + chosen { + stdout-path =3D "serial2:115200n8"; + }; + + gpio-key-power { + compatible =3D "gpio-keys"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwrbtn_pin>; + + power { + debounce-interval =3D <20>; + // Per "PMU Controler", page 4. + gpios =3D <&gpio0 RK_PA5 GPIO_ACTIVE_LOW>; + label =3D "Power"; + linux,code =3D ; + wakeup-source; + }; + }; + + /* Power tree */ + /* Root power source */ + vcc_sysin: vcc-sysin { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_sysin"; + regulator-always-on; + regulator-boot-on; + }; + + /* Main 3.3v supply */ + vcc3v3_sys: wifi_bat: vcc3v3-sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&vcc_sysin>; + }; + + vcca1v8_s3: vcc1v8-s3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcca1v8_s3"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + vin-supply =3D <&vcc3v3_sys>; + regulator-always-on; + regulator-boot-on; + }; +}; + +&cpu_l0 { + cpu-supply =3D <&vdd_cpu_l>; +}; + +&cpu_l1 { + cpu-supply =3D <&vdd_cpu_l>; +}; + +&cpu_l2 { + cpu-supply =3D <&vdd_cpu_l>; +}; + +&cpu_l3 { + cpu-supply =3D <&vdd_cpu_l>; +}; + +&cpu_b0 { + cpu-supply =3D <&vdd_cpu_b>; +}; + +&cpu_b1 { + cpu-supply =3D <&vdd_cpu_b>; +}; + +&emmc_phy { + status =3D "okay"; +}; + +&i2c0 { + // Per "SCL clock frequency", page 30, RK818 datasheet. + clock-frequency =3D <400000>; + i2c-scl-rising-time-ns =3D <168>; + i2c-scl-falling-time-ns =3D <4>; + status =3D "okay"; + + // Per "PMIC RK818-3", page 13. + rk818: pmic@1c { + compatible =3D "rockchip,rk818"; + reg =3D <0x1c>; + interrupt-parent =3D <&gpio1>; + interrupts =3D ; + #clock-cells =3D <1>; + clock-output-names =3D "xin32k", "rk808-clkout2"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pmic_int_l>; + rockchip,system-power-controller; + wakeup-source; + + vcc1-supply =3D <&vcc_sysin>; + vcc2-supply =3D <&vcc_sysin>; + vcc3-supply =3D <&vcc_sysin>; + vcc4-supply =3D <&vcc_sysin>; + vcc6-supply =3D <&vcc_sysin>; + vcc7-supply =3D <&vcc3v3_sys>; + vcc8-supply =3D <&vcc_sysin>; + vcc9-supply =3D <&vcc3v3_sys>; + + regulators { + vdd_cpu_l: DCDC_REG1 { + regulator-name =3D "vdd_cpu_l"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_center: DCDC_REG2 { + regulator-name =3D "vdd_center"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <800000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-name =3D "vcc_ddr"; + regulator-always-on; + regulator-boot-on; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_1v8: vcc_wl: DCDC_REG4 { + regulator-name =3D "vcc_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + // Audio codec. + vcca3v0_codec: LDO_REG1 { + regulator-name =3D "vcca3v0_codec"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + // Touch screen. + vcc3v0_touch: LDO_REG2 { + regulator-name =3D "vcc3v0_touch"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_codec: LDO_REG3 { + regulator-name =3D "vcca1v8_codec"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_power_on: LDO_REG4 { + regulator-name =3D "vcc_power_on"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_3v0: LDO_REG5 { + regulator-name =3D "vcc_3v0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_1v5: LDO_REG6 { + regulator-name =3D "vcc_1v5"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1500000>; + regulator-max-microvolt =3D <1500000>; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc1v8_dvp: LDO_REG7 { + regulator-name =3D "vcc1v8_dvp"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + vcc3v3_s3: LDO_REG8 { + regulator-name =3D "vcc3v3_s3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd: LDO_REG9 { + regulator-name =3D "vccio_sd"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + }; + + vcc3v3_s0: SWITCH_REG { + regulator-name =3D "vcc3v3_s0"; + regulator-always-on; + regulator-boot-on; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + }; + }; + + vdd_cpu_b: regulator@40 { + compatible =3D "silergy,syr827"; + reg =3D <0x40>; + fcs,suspend-voltage-selector =3D <1>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vsel1_pin>; + regulator-name =3D "vdd_cpu_b"; + regulator-min-microvolt =3D <712500>; + regulator-max-microvolt =3D <1500000>; + regulator-ramp-delay =3D <1000>; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_gpu: regulator@41 { + compatible =3D "silergy,syr828"; + reg =3D <0x41>; + fcs,suspend-voltage-selector =3D <1>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vsel2_pin>; + regulator-name =3D "vdd_gpu"; + regulator-min-microvolt =3D <712500>; + regulator-max-microvolt =3D <1500000>; + regulator-ramp-delay =3D <1000>; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&io_domains { + status =3D "okay"; + + bt656-supply =3D <&vcc1v8_dvp>; + audio-supply =3D <&vcca1v8_codec>; + sdmmc-supply =3D <&vccio_sd>; + gpio1830-supply =3D <&vcc_3v0>; +}; + +&pmu_io_domains { + pmu1830-supply =3D <&vcc_1v8>; + status =3D "okay"; +}; + +&pinctrl { + buttons { + pwrbtn_pin: pwrbtn-pin { + rockchip,pins =3D <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + pmic { + pmic_int_l: pmic-int-l { + rockchip,pins =3D <1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + vsel1_pin: vsel1-pin { + rockchip,pins =3D <1 RK_PC1 RK_FUNC_GPIO &pcfg_pull_down>; + }; + + vsel2_pin: vsel2-pin { + rockchip,pins =3D <1 RK_PB6 RK_FUNC_GPIO &pcfg_pull_down>; + }; + }; +}; + +// Per "SDMMC Controler", page 6. +&sdmmc { + bus-width =3D <4>; + cap-sd-highspeed; + cd-gpios =3D <&gpio0 RK_PA7 GPIO_ACTIVE_LOW>; + disable-wp; + max-frequency =3D <150000000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>; + vmmc-supply =3D <&vcc3v3_sys>; + vqmmc-supply =3D <&vccio_sd>; + status =3D "okay"; +}; + +&sdhci { + bus-width =3D <8>; + mmc-hs200-1_8v; + non-removable; + status =3D "okay"; +}; + +// Enable thermal sensors. +&tsadc { + /* tshut mode 0:CRU 1:GPIO */ + rockchip,hw-tshut-mode =3D <1>; + /* tshut polarity 0:LOW 1:HIGH */ + rockchip,hw-tshut-polarity =3D <1>; + status =3D "okay"; +}; + +&uart2 { + status =3D "okay"; +}; --=20 2.37.1