From nobody Sun Apr 19 05:32:19 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 90F7BC43334 for ; Wed, 6 Jul 2022 03:48:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231927AbiGFDsu (ORCPT ); Tue, 5 Jul 2022 23:48:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48358 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231623AbiGFDsb (ORCPT ); Tue, 5 Jul 2022 23:48:31 -0400 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150071.outbound.protection.outlook.com [40.107.15.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6BFE9222A7; Tue, 5 Jul 2022 20:46:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YrRvTN8LKu4+CRUvyNIK8H4JjSkYDRu7ImTP/Gby+uW7NQD9LBTVMRekkVgiy6AWh5S8qnfEEGPQGqpYt1sJtVEiMfl5Wfl7uuNI4gWAj2EuNPbyTVRwGEmOADc3mSiuf+YgSkaITNkwvYwP+4ScIBM6uBwxLnAIr3V7okCcn7EPIAfNBw3R0otUU8KfMLZsTGoUt0ki51q7FN9pq9LUd+rX4WDWxLUpEKtpkknCwncHVSoYIjh6J8NJF+xZSPIhq1O2V7ltfVtd89DpqELxoSLiMLH61emilLYnU8d1M3vAFWs8Esz6+2zCWcVRmQgvBGM3hdCP4E3fV61pCZwIaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8BZHYXU/Fz7/BAc4yrkgKaprgUmLn5W/VXjZX4E0Nl8=; b=AXfpHt+RZ4IUmKtkxag7gU2bYKb9uToudtWGV3mw9iMCtAz6sb8e4dWJE9kGVOslLRYFuH3PBe2sHG5yJE9DvKWrR+Fi2QiP1EJrhC9/QhcHi6Rsn7f9dEXuVMQv1QvDVuJe75LH08iEVx93wXkxbwvLDYIhv7Kvr+IwtHKBQymPHEhvK09vwykEqLJAg11Rai497bZJWXnR5THkh2+cJbRn9jFPBCizalqc68i6+zH+6DV1oZlkiD9rQj1ZwZWSmwZ7CyI/c9SeEOi1fR9BbliiTC2d0LHT/nb1p2uy4qK4EloLsBitVamcof8/dqdZhbYnEypPKIopZa4E6f/rJA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8BZHYXU/Fz7/BAc4yrkgKaprgUmLn5W/VXjZX4E0Nl8=; b=AFL2LEHcYN6Otrg869TVc4/gm3+utKoZfgCBYmbdBVJJjhJRfpr7zqe1x8INrC4HeZLZ4kAghdhpKsJyb9H1MCq5qi/d/lA5Ayj4ZjZwLTmXmQ59ONplDXlwfCaLhmTMoL8xwjN7S5St9R5dPlm1JBpYJeN0gqz10sJKOAJMaJM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by VE1PR04MB6463.eurprd04.prod.outlook.com (2603:10a6:803:11d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5395.21; Wed, 6 Jul 2022 03:46:37 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::416e:6e99:bac6:d3a9]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::416e:6e99:bac6:d3a9%5]) with mapi id 15.20.5395.021; Wed, 6 Jul 2022 03:46:37 +0000 From: Liu Ying To: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, krzysztof.kozlowski@linaro.org Subject: [PATCH v4 1/3] dt-bindings: vendor-prefixes: Add prefix for Mixel, Inc. Date: Wed, 6 Jul 2022 11:48:08 +0800 Message-Id: <20220706034810.2352641-2-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220706034810.2352641-1-victor.liu@nxp.com> References: <20220706034810.2352641-1-victor.liu@nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2P153CA0045.APCP153.PROD.OUTLOOK.COM (2603:1096:4:c6::14) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: bfc99822-f7cb-482b-c272-08da5f022116 X-MS-TrafficTypeDiagnostic: VE1PR04MB6463:EE_ X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: muORBY2HhGxxQ76ojq1ay/ZGt99XBG6ud3EhA1A9GW0VXmfHFd+c29m3IXYNlazrClPdSTgSmLPR+XQTxTHAu5CjieaDJd2oaMjO1fck8sz9xe4ndIzwlvXiXYwhwGhBw5nUwtBgHno8YYvkw50HbB8YTgNb0iZQlDW9G6PQcWYK9RVBU9sjZDBIqbQ2yVP/ziH52OM29stdyVpYai+N+Jt4fhIW4AKQ3IDanE5h/Dls1kAevRZoRenxTQo5SZ4B/qOfm7KtPDNZdA4QJ5OfDr4wp20yQ2RAiXK0ZilcNCaOzRJ1rwO92sVmq2q8vHSXTOPBa8rNbEJ8o0VHqriDZyx1NNiyOb8DbCjiePxX2BW7iCpTRxhvdMjYo9tlnPOptLdes3r580XUl+tjXsLL2GkBXpDTcUCBqrJXoCW/inG+0QiGG/XPm9DyJ/UKvmLF896FhuUbcT9qdzA1+Y+2OKOFnl6qVv4L9TKaKErS1Y0CJo2gwOwa01ka4o+XuqfE93HmWtmLyat8kT97Tp1VtIj5RuVuIs2NkU5ino0bcHAnRYxMEK5O130cxVQ+Xc7iazJ7LyIKDXfnpkIh0qUD1vXnwpCvh/8pstQHN1iwTq/epikh72j52U1HwyHiBkA+pBSrOiSm4S6yJfLkkstArKRDaVEvcKwYE1rEocTSndM4QWeQeslKJLs8guKpP5MbKeWVkCecGQO6Yv3HnwoKGqj4YQS5kmkYKd2luWtXdc/kbZbZ1KJDSCY6PYVgIKQiuz5VajVA+slAOPvj5b8Bb/Hn4SW6TjTalCyL5KpzW/n1/66LlzkQcpiIJ1a604Fc0FtYTspRWNks71sdri/lHh1MZsiccSm2oHAozYqCwk4= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(396003)(136003)(376002)(346002)(39860400002)(366004)(1076003)(8936002)(6486002)(478600001)(86362001)(38100700002)(38350700002)(66946007)(4326008)(6512007)(8676002)(66476007)(4744005)(66556008)(5660300002)(2616005)(7416002)(26005)(186003)(52116002)(36756003)(316002)(2906002)(6506007)(41300700001)(6666004);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?O9LxNkX9X75culE0bfRIf/VGd70OOlqnnaL1quzir3Tv+KAhWKM9gPtU+69t?= =?us-ascii?Q?uxzW4j6TYBK7cY6C9olKD9qndOqLH6+uA8VvAPIHhH3Z7noCwXN/pXquCZnR?= =?us-ascii?Q?PtSdgkszaKleTLcj2LMzay1/NmdHKxcjpIGZCFlXwKjczeJwVViXuxKUKAtb?= =?us-ascii?Q?cXvPM0tVVR+uzo24e7sQYoq+5FJX9D2gNzRro01XNsAhm3iAprx0FQYomDeN?= =?us-ascii?Q?0z5f40by6MdPIOPSgVZ3YoHErpMttxZ8NQ2mxAr9fFC8fK+86Vil+NbGzrtX?= =?us-ascii?Q?AB5Phql2dDyojQRkEFj+yArjOzywgDXOoTked15mgYNIX4sgwCW3noweev/o?= =?us-ascii?Q?vPQVAApymacGOWJxngsIhllcHph/QlzzE0ruk0UqKGluUsbSDeGoOF+wiA7Q?= =?us-ascii?Q?MfHng48K9efgiXBy9+RkGbRGlDJ1r8WrV6BZfC5awiV+MqTczKfnoD8Z6lZC?= =?us-ascii?Q?5YlZbdfZhN0lVShtRSgFWrd0Zrhw6aVyopK8Dh21GTbfdaPPvG+r8u2WY0gB?= =?us-ascii?Q?pRO81JOwgNZPBRVb8Z3VLA1MiaJFf9E0e9AYAZqWcHx7xRO9JDNntKqJxN9S?= =?us-ascii?Q?C/P4LZJlZsFxX4eGEpeoMTEUy0RaxjydpSoiowBZW1uX0pvZSuEalbp35ypq?= =?us-ascii?Q?rsdteRlCRka8fZEuCUhtxnVV/D9MHaRPZSRwEHl/rskC3YymoSh2fBIr0rz0?= =?us-ascii?Q?r5o5A8vdcGUFNPP6P4ZaW1qdTFeGzIyj+g6YV0+YYZClIhv9f2sF9qk+dFXG?= =?us-ascii?Q?FZGhVXvujj26xGNKBz6uyemF3oM+84MLHyqVsTaAu3kGPMWHeMkSTMKwWxfS?= =?us-ascii?Q?vIQx/dhjCtyh0drReUKxJjSp+eZVrH/yBr9d1JYHyFA7YrT4AetFj8QQ84Hw?= =?us-ascii?Q?yY6xaIIwmrCWDULENoRdL5JFAk2qTrJjq2LEgzyWVho8SevSSgTT+j8zZOh1?= =?us-ascii?Q?gn3NjFd0NoXfihaGhDVoi88JN/PfC/OelJzEH2mYGb3Ud8WuvQBaB2yciEJY?= =?us-ascii?Q?lfp71Voyw7nThbEsEHx+XGm3hJORKUm3W9tF8ww5YvdGau8hHE4aw0XA1OBJ?= =?us-ascii?Q?XmW+bDfHadn6s4rNthe6ytfE6iH13XoQla/hugkyFzzPfQr5mOE+/AvbOunE?= =?us-ascii?Q?BiRZYEQdt9/t1WMRVchOP3TlzAwwKWLfAFg/bQyID+mPmE7ZDQ1voD7qCdCJ?= =?us-ascii?Q?/gS/KETZoLsLOYgpZnCkIWtk1T4MnLRuWdTN7KoghcJlVAUuLwdV6GEIga7q?= =?us-ascii?Q?ZXm9A3iWceY7H1RHmjkTSGb0TiV2+Z15jlOQF3md977B0Ff5EVKRH8W0H2C+?= =?us-ascii?Q?JNvyOCZJwXcqrtVR1dWya3Lwz6LZVBqjl1puFai5of9+LjnnZxgpBIbqIzG5?= =?us-ascii?Q?XBp/rIrYM9Gi6yVYtSGzNlkJ0egfgpqXK7mD68PQeF+NzIBl+C2o3Lk45YXb?= =?us-ascii?Q?+f4ba2zX8PlxYX1DnFjvDSrkjvIPBgOuIeMd+XQ3fpfsOI80vZ9zOKDfglDN?= =?us-ascii?Q?PjqW/FRICFocPYXDx75H3Yo8hofJJ6N6ycqiTTiUojvOtXZPD6sahXEr1DYw?= =?us-ascii?Q?J1grvf0PR37a1snclbF4fpfXLbjkKWPsHXA+//FD?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bfc99822-f7cb-482b-c272-08da5f022116 X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jul 2022 03:46:37.8885 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: KlslLYKa/01M0o3N9HxhK9qlObao0WbQpVKRA+sJWY52kjkyL96xAKteNl2gfoNwENlitNojtegr+sHnDz4cDw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6463 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add a vendor prefix entry for Mixel, Inc. (https://www.mixel.com). Acked-by: Krzysztof Kozlowski Signed-off-by: Liu Ying --- v3->v4: * No change. v2->v3: * Add Krzysztof's A-b tag. v1->v2: * Newly introduced in v2. (Krzysztof) Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 6bb20b4554d7..bbce3b060710 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -792,6 +792,8 @@ patternProperties: description: MiraMEMS Sensing Technology Co., Ltd. "^mitsubishi,.*": description: Mitsubishi Electric Corporation + "^mixel,.*": + description: Mixel, Inc. "^miyoo,.*": description: Miyoo "^mntre,.*": --=20 2.25.1 From nobody Sun Apr 19 05:32:19 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C20DCC43334 for ; Wed, 6 Jul 2022 03:48:56 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231952AbiGFDsz (ORCPT ); Tue, 5 Jul 2022 23:48:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50010 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231859AbiGFDsc (ORCPT ); Tue, 5 Jul 2022 23:48:32 -0400 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150071.outbound.protection.outlook.com [40.107.15.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4EB1C222BC; Tue, 5 Jul 2022 20:46:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AcL6TNTnMAFg+KITuY00qgqdy2XlGiblaxEmjWXeFUBfgBwoqyR3LcJ8VD6ZWBwk2JFOnYNVgd4xk8Ko2jtknGE1iY8PtGkFfkn4bMKWEZdHSukqo+oYkHKbN76XKn36WYZSir+mStXVQ7k8NVR27qZ7AEdkdj0KktPpR3/106bmYc2lyuMHE8LU8dY+O8+PC9fi8YLHv7tJB5XB0IYi+3Rs8x1UWhSlSNYspzIG6dK1F3OBJd30+pfZqSE8VfEc9GqNrVXljMJkPHhzIH8N/zdeYg1vY61UjxVOW/1pr6C0agEkVIMLdKC6toN+o8rzBBi47m+ittvkydgkkqLQ7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=u3yL0oKPiNq5Stt1CJixjtKZ4M36JU7kNRG9yTIA/to=; b=XFcYCUNLAZ/YlRmSJ8Zxh0RiBhWKKxECdiHJ2V1zGx5KOHIbZEi7Gn3awe3E8/vq8Yfg+v86WChx8bZdwfYKAjewBXzxBZFvwM55IU0fEyZDzr8nW5RdtT3sfBxKhOk6SeGgkFRSUaaY4UVvdUhMzB6uPgasAraB9GvP/wFY6WKmKsQB+FcTD5aUAOUozFgA1hWETbtft0LeYJmGXFsbQCKA8jUPqiCyGCMtO0BK7D48u1EHryOf2fDGy5KWeYEJWeeyCWOUSpIfqOOJxOA2ozPbdFEJLOwvxxA24VJGEAhU8Bnti6lECpjPpiVUK/l7c2C9zHCNm5sVIJnadXOFEA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=u3yL0oKPiNq5Stt1CJixjtKZ4M36JU7kNRG9yTIA/to=; b=I+EcFEfO5gf1CHdjhFgTL2cK7+v88rUHxY0DzrfSGK9jZBq5gIbcItCSXRG70SSdpDy61IgeFohnEwap7hZulACKydMaNN7AjCKE+fXYbc/9wDgepM+2W89MSMMq3Um+bft0mgJHH6MwRLyzWfJsFB5PQHhN3j5uXvHVaglLXLI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by VE1PR04MB6463.eurprd04.prod.outlook.com (2603:10a6:803:11d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5395.21; Wed, 6 Jul 2022 03:46:42 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::416e:6e99:bac6:d3a9]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::416e:6e99:bac6:d3a9%5]) with mapi id 15.20.5395.021; Wed, 6 Jul 2022 03:46:42 +0000 From: Liu Ying To: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, krzysztof.kozlowski@linaro.org Subject: [PATCH v4 2/3] dt-bindings: phy: Add Freescale i.MX8qm Mixel LVDS PHY binding Date: Wed, 6 Jul 2022 11:48:09 +0800 Message-Id: <20220706034810.2352641-3-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220706034810.2352641-1-victor.liu@nxp.com> References: <20220706034810.2352641-1-victor.liu@nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2P153CA0045.APCP153.PROD.OUTLOOK.COM (2603:1096:4:c6::14) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c50f23c5-1c53-46e8-4beb-08da5f02239b X-MS-TrafficTypeDiagnostic: VE1PR04MB6463:EE_ X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: TDi0p8dia1kD4io5vh3I2Ew6cs73ldNsW1PYmnq2PWNFb4HSj4B0PjQh2pZYyCD+hU4YopDEES7ob/e0EvnK/NUYGbyj8lw0jYxL8rXkbSW6+Bw065/UsAP0Z+PcxGjXpW3StPJsAZS1qYnp7xePArCvdYb6shKrt9+sD9/6ym2TY7GQs7u3NUPyfXuZepC/vGIDCyjLZQKIGN/HR/Tc72RZo9wZ9Cp5NqyM/bb2QUb13k3VgiCDTNbWCrr4pJi7cL79LRq14xZ/PwVct9yPk4sWpjNbL5YoVgchE4fyasCS0wRGTeTb6SrbksiS5AQg/DhsuRDVywqHtSfXnmv+mgv9t0lRX63MMk0NcDZTZve3LUypPhwPpPYKsrCAtKRYD4IpRoKjjcBQHonB2Wtu4k3CcFIE80YlGrhg59XSTCutu+hVXHNBXOr7tr2QZuuHSH5i7+LJuS3YBEdtmEvTP94i7euVxzM0dlEuBJqN9KbXrYs8pdaukGCgSFuYe54IpXgS2TwSVwMhN3WEdY3MGo6fYsXW10dKuBGB1CSLj1OLw4MkQxyrQL5BV2YqShMPEIi4+C3TQDnwqilT3Ho1n7H0kTa3Zfa1iWbh9286r1yOo0/xigjc30rKJlfb4TYQ0hpIaE2eHRrsSiPNSkjN3e5YY/lHbS32mW6Ad4zhK9ArLK+HevOY0iyKXT3ggjMtBwP28g6tl2vZmYW6ygTUwdtmIPBGgrreGnyMCEogoXwZvAHAPU9ka6pEm8FBapJiU9poJTD7w1XotcCHN4uqt5LAXWmix9iZTfNgRpI73acWNpM1cEOOmm9sSjr6M62DFmR70M8GoYbbFYikugycc/PwztMMcfRpv8LPDkabJ9iYfhmoT9n8DCZTsmRHMYBD X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(396003)(136003)(376002)(346002)(39860400002)(366004)(1076003)(8936002)(966005)(6486002)(478600001)(86362001)(38100700002)(38350700002)(66946007)(4326008)(6512007)(8676002)(66476007)(66556008)(5660300002)(2616005)(7416002)(26005)(186003)(52116002)(36756003)(316002)(2906002)(6506007)(41300700001)(83380400001)(6666004);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?pZVDXTlSBVd58KgmWqhfWHVKFPMkyNzgeCOqkbirL3GxFlv1EDF9WfaaHt3R?= =?us-ascii?Q?3Fy35rXMJi5UyvIEPSERH1PsibeY0kCkoU8GMN847In5GgulRiBxzEW9r7Wo?= =?us-ascii?Q?WdNH96Iih5JvtXqxkPUjX+AKTRRdxYG6kp1XyPFf74h5dNgJOaihzHg6zOW0?= =?us-ascii?Q?9Djy7BFB1a3ztOfJEi8JH7AQw7nP4MRVoCaYCllSjzgr64H4AShBHxtZb1Ae?= =?us-ascii?Q?ZW6AwnF684TFgmnH1Y7LQacunejACw7NYRMUA4CVTdDz9fHTJ7Qq9LdOca0Z?= =?us-ascii?Q?NeU9BPhJewvoYqtcygAc4rp1ejEHICs67Ak35iLwKmPpzEqbgu0c1cMYSY2W?= =?us-ascii?Q?UnG8tvcw0LrUq1lQwIxwXMmEk1k5mONcHyUTHu92ldLhGkzm2T1lTKVt9Qfb?= =?us-ascii?Q?eWSxsK0UPZ+WWLyhJYktx1vcTCRsPIstGk1AAJbRyUzVEOQDNiBtToQKkJ9k?= =?us-ascii?Q?2onHz9NGy8Fds2jbao4EAaPrqpbD+8z6xQAMIfY93gQmX8RvuXA4IJM52C9y?= =?us-ascii?Q?3DgNtv7HL+7tdRd9X7MsnrBQUJQ6W3dAjeZU5oFwDxsYSgGpeZ6QP2KmvjPU?= =?us-ascii?Q?C0sARaq9zCw74a9wVkT0SUXLKJS6Isan/IZE1axB11l3wigHraw59QmW+4ab?= =?us-ascii?Q?AQS56T3YByc0Uf+/cAF0Ecfvm18vfldZXlnp+norn6tZwY16Rc+YE6Nt+p+m?= =?us-ascii?Q?kzfo+yEpzh6AAjnPtNggF+2MvsUlzuz+DCvH8K1wGs2PFAtxe5m5R5DiDO6m?= =?us-ascii?Q?EI2hTfHCAH+os/PiQljuavSKALk6oB4sqIr50cFv3ByAtaCNqr/UXu76j2Xe?= =?us-ascii?Q?eWB3fzyS2ZbJV3XzzQn546WBU8JFeu/WByTwMJFpq9kH/Z+CfQfEoyFbJitC?= =?us-ascii?Q?uM10sV2J+J4eo4jyAmL4lO7sota2oshIHVreljEx1O7NDeam+lLUUKe9qR4R?= =?us-ascii?Q?lwFOImMzpcZWJOO43J94ud3oFwswiUqzV/DWf6zUaE2yds3rdmi+AoFx6+Hn?= =?us-ascii?Q?Z+kNILGYORYCAaiTyJvIF0eZrH+8Cg3nJzm2DTRkxtW5fmV/K5hsP25liSyt?= =?us-ascii?Q?Y3PuqQeqKmf3WDqrRmXM4kCUk+Q2J7ClP1W8/cy3h7dzhwJc3SrOw2K+qYar?= =?us-ascii?Q?kahcHjbhcXWHIt8JTfWRN6wGgg+U426qVPZ1MmC5JPmeY01RqZCuKteMxfwK?= =?us-ascii?Q?ghQOkDQZZH5whScb/P+Efa6xfGJKNDkeX6tbNf54arXz4XjkT8eaeMcOStv9?= =?us-ascii?Q?mzL+8D8tBQN7ElllOixKB2o8nj/EekbDrywWjm1zdW/DQcyrrC5yGTqYoddK?= =?us-ascii?Q?vL4qzvC1Mc6/deawe7iRsSetALxf7HwJqWk8rN9gVY+Z+s2DUmr9evthBK/U?= =?us-ascii?Q?KoYhIotcEQbIL/yw2v5oCJhn1D1ITp5vxkseIGmIWmjDs3evwtUi9lfm0B6z?= =?us-ascii?Q?zjgyMiEx+GdFQLkDQOuLNj8ENVdj8J90P8D4e7+Ruew1sWplz5Tb7B4Lmr3B?= =?us-ascii?Q?8xkvjmCwvWJPW3ZFGhYOQ9rix6+rCA/9bTJ7g5k8vK5rvx7gtsdOaCZG6xJf?= =?us-ascii?Q?onf6AYAXo9kjUOZKa5qz9gqVsA+HTA28ohJcI8Y1?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: c50f23c5-1c53-46e8-4beb-08da5f02239b X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jul 2022 03:46:42.0486 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 6qANtd+mwwDA3ML03dETnfiY6I1YA8WAMba0Kyalr5ScVYpLaSu1Q6kBdYp56RgRNSsvqsaDcWqAKFF3uUWaxg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6463 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add bindings for Mixel LVDS PHY found on Freescale i.MX8qm SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Liu Ying --- v3->v4: * Add Krzysztof's R-b tag. v2->v3: * Change compatible string from 'mixel,lvds-phy' to 'mixel,28fdsoi-lvds-1250-8ch-tx-pll'. (Krzysztof) * Rename dt-binding file to 'fsl,imx8qm-lvds-phy.yaml'. (Krzysztof) v1->v2: * Set fsl,imx8qm-lvds-phy' and 'mixel,lvds-phy' as compatible's enum. (Krzy= sztof) * Skip 'clock-names' property. (Krzysztof) * Drop 'This patch' from commit message. (Krzysztof) .../bindings/phy/fsl,imx8qm-lvds-phy.yaml | 61 +++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-p= hy.yaml diff --git a/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml= b/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml new file mode 100644 index 000000000000..8767e48c71a6 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/fsl,imx8qm-lvds-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mixel LVDS PHY for Freescale i.MX8qm SoC + +maintainers: + - Liu Ying + +description: | + The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC. + It converts two groups of four 7/10 bits of CMOS data into two + groups of four data lanes of LVDS data streams. A phase-locked + transmit clock is transmitted in parallel with each group of + data streams over a fifth LVDS link. Every cycle of the transmit + clock, 56/80 bits of input data are sampled and transmitted + through the two groups of LVDS data streams. Together with the + transmit clocks, the two groups of LVDS data streams form two + LVDS channels. + + The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled + by Control and Status Registers(CSR) module in the SoC. The CSR + module, as a system controller, contains the PHY's registers. + +properties: + compatible: + enum: + - fsl,imx8qm-lvds-phy + - mixel,28fdsoi-lvds-1250-8ch-tx-pll + + "#phy-cells": + const: 1 + description: | + Cell allows setting the LVDS channel index of the PHY. + Index 0 is for LVDS channel0 and index 1 is for LVDS channel1. + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + +required: + - compatible + - "#phy-cells" + - clocks + - power-domains + +additionalProperties: false + +examples: + - | + #include + phy { + compatible =3D "fsl,imx8qm-lvds-phy"; + #phy-cells =3D <1>; + clocks =3D <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_PHY>; + power-domains =3D <&pd IMX_SC_R_LVDS_0>; + }; --=20 2.25.1 From nobody Sun Apr 19 05:32:19 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9F75FC43334 for ; Wed, 6 Jul 2022 03:49:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231964AbiGFDs5 (ORCPT ); Tue, 5 Jul 2022 23:48:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50854 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230070AbiGFDsd (ORCPT ); Tue, 5 Jul 2022 23:48:33 -0400 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150071.outbound.protection.outlook.com [40.107.15.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AB7C4220F0; Tue, 5 Jul 2022 20:46:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CkazIuQXsO+4H7TN5iQ7j0Ba3EF4vqdjzR9znEUh1uiT/t3i6Nd2Xdje5C+rawxIUyz7DnHwnETS6gsXidnVoOM8v7D7+Pj25RLe7UqOwNny5y0dVGn2653cWYJlTs4PY0w6ouR334xlN/sCF4Nr/iiMs8ugfmGKbcSuASyeTOsIFcvDNWVbIEaHyiEcapFekg1OK5o9H/A5aznTVhfqx+NwsIS2lml7nZ93dwx+GB5fRLlvUqU+2JfL7qqslSxXgxQUq1JlwvujDIETGPy0/6UYxqFoX0xC1xOdbTYY9YZyXbrWWGTbuPj/B/twaNZtPYEnCzlycXVZ64+OzQA93A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=E8pvstkYsmbeNZRvVYi7hrL8jaX+Qz8IwmWOTS9+GZY=; b=IcWWgJ1Gm2CteU0NoWjoqbWqTtqcxBLw+kQdBBuQB0PlRBNnl8KR5g/WFTLDy3RA2vAS2QOEh4vT/Lf0Cot7asIaDi7L6OQSXbkTins8nKVQBo2ngVln9+2iLNe+gEctiKJ/xZm+4O3JB5XgfzKIAOJb4IUyJoQuFMMJSPSDNI5xWITxHfLCiZik7Ynpq9BiUoicJb4oRy/r3yLI9TKsFzXgXre6JLgm/tvrpZWHPuda245n3qPI4KYrv2Bueu55TxjbIlbrmMpOUpZqBrVOh+FHdCWs8T0ktfL3UfXOGXWsH0FcU0nkzsjPNKAR4NVUAljcpn5WGZYfNqpIMzxUTA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=E8pvstkYsmbeNZRvVYi7hrL8jaX+Qz8IwmWOTS9+GZY=; b=mx3oe+Yf0a0Zc2rT17F7fsAUjdyvvV6Bz3MvKOy6gxErCaF2akwlRqsjWXZhGlHyOTIfUSMpI9tRsrSlo+5tiXf6eRZsoMpfj95GAp5NJ8IxkKHmgZ6CuMSwwPacSF0S5vvAPQIKQJXPGxM1RYK8XxWbURgWt9FxiOYG7NhG2l8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by VE1PR04MB6463.eurprd04.prod.outlook.com (2603:10a6:803:11d::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5395.21; Wed, 6 Jul 2022 03:46:46 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::416e:6e99:bac6:d3a9]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::416e:6e99:bac6:d3a9%5]) with mapi id 15.20.5395.021; Wed, 6 Jul 2022 03:46:46 +0000 From: Liu Ying To: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, krzysztof.kozlowski@linaro.org Subject: [PATCH v4 3/3] phy: freescale: Add i.MX8qm Mixel LVDS PHY support Date: Wed, 6 Jul 2022 11:48:10 +0800 Message-Id: <20220706034810.2352641-4-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220706034810.2352641-1-victor.liu@nxp.com> References: <20220706034810.2352641-1-victor.liu@nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2P153CA0045.APCP153.PROD.OUTLOOK.COM (2603:1096:4:c6::14) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 469ad4aa-c9d9-4890-c4a2-08da5f022616 X-MS-TrafficTypeDiagnostic: VE1PR04MB6463:EE_ X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: rqaS95dFkOw5n2h5RaWukp/wbluY5Jj2+jSOxYk2Xgrq9Xq+TMJllFYP3kqOL0bQ7eHKCtEvQu0ivw+0Vu7iAE8dvz8kv8VkCcJzlj8zzdbKwPqxtm/hcvkrWY/buvQhyzDAQFHOcupaacOS61W7Ng5rY1Dfq40R2e6sh8VVRepT9zQ4Q6u4vhh5NJ73M2rkZxbO6JBAmu/J68MyWfwrINcUItXJaeKCAsqWvY2wtDmUfaqy26rMgwgPJHSjHrvS73nmHaOo09GScAYCeDB60xzlkiHWg1SErq0Bd+Ln+o9VmYt1jottUkdqieDz7CfV75UxJgKbkOcW+5Msp31FbPIKjNb6vps5u6wJl5YeKxvIl+1R/JTpHELpEbJKiinZsig/t3KlN4DvO6Ih6Tb2+sxulEAs67CtMeiwcr7FdHXh2BUQRNaohe1IwcpT7mszV7NhpI1DMzZ+KoDhFqUW9Bc4/iR6kUGF/2vkUAX3nF1MyXNyipK26jbtlGJsRt34Fp+evbRwJcnbaAHKyKixio/MOSsXQ7WTRlIHimk0RynXgDC0VPgly44fZP6WKZxRGCHMQJt9lxpt5Q1xJMl4PGBQtpxYskDcethYXrN266QWl6GMqD0qyXxtbwEvJUmpD+pxNykEiLwAaMAp3+ZATz7KeaX5NmyHvvRnzvK0Rv/1i7f+SUy0nfSHgVtrTwMC4k83Hm4i+1l9pvd1G++r1DwaY3Qxqel+HUsY1ERaaUy7h0f2hy4wY1BwqizfhYWjPaHC4Tx4Xgbbo5Jj4xAn9BxCGvMRGJLYlmvW8GYY8a69ooWkU94qXj7FSkV/ugQH X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(396003)(136003)(376002)(346002)(39860400002)(366004)(1076003)(8936002)(6486002)(478600001)(86362001)(38100700002)(38350700002)(66946007)(4326008)(6512007)(8676002)(66476007)(30864003)(66556008)(5660300002)(2616005)(7416002)(26005)(186003)(52116002)(36756003)(316002)(2906002)(6506007)(41300700001)(83380400001)(6666004);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?evcmWqATT7dceLukTo13hn8p0vpQJ7lpVcyfRBHsT8CXziPd07XPt7s+s+7D?= =?us-ascii?Q?3uctOZWDED+DI/shX/YPQfV8SLZ6u7m2Eg1REnWIMe+JQLn3PIXI9yJyZGnG?= =?us-ascii?Q?mM8R5HUQsgquCENE+94MLRh7nCp5u9Iidz/YKJa3FUaFGbvoelpXeZ/9gZ+k?= =?us-ascii?Q?octDRjZgoBSxo+4DVRl+Xl+HIhUBJUYgFTtGGA6+Cg/HksEtswUL9MKrUtrm?= =?us-ascii?Q?WXQ4kKgLbCJ3XcPAnSKKi8Vg4ygXUOmgypkpeAbR0gAdFnJLtWcu8B2BAVlF?= =?us-ascii?Q?uBdBQNU41t6jziz5T/+VJcjsc4gBJXQY3pf8/KlD0ZpT6pLbkgv/V8WAhIj/?= =?us-ascii?Q?nV4Wmj2UkGPF4uxIkwWF1Hiv6Z4oBbnF9ck5vsAlE2d79hOcmxSfm9sbXZKk?= =?us-ascii?Q?lGN9cMsxRZqskXYnOxygkujaLrrX0l9V4gVd1T8EUO7w5JMBFPZUxKsi8DIq?= =?us-ascii?Q?Bm0WSCnuru3HFIOsri8hpmC/Ji+bTUi9ppoWtTh951gaxSkXELHUUlV02KWJ?= =?us-ascii?Q?RLvAhePnlPLFlK+jlo9SPuEHMXQyhg5LgYacviune0cBPXr03StOipdZHONY?= =?us-ascii?Q?BbMaZRV5c1FBBbXT/M2yVQtINyf/3/dk+9mrqe3jAyBTLswZBFzW2Ie9qyvx?= =?us-ascii?Q?S0ScgYvoNTZ15poIE2+/FBAt6FJlRrSJS8XcGQl3vPOF2dyIVXsDif0U+Hpm?= =?us-ascii?Q?KnX5sjSwCsBTn25bVjKVhX8Km5y2ACH6J1kOmZAC5h8P/nmegxCnl+79UQdA?= =?us-ascii?Q?d+hvPxuIUcafpLYyuw8gHobZ+oQkTHCmV7Xu4amhVE92818yLSNIG5CS/V0q?= =?us-ascii?Q?X6ouUvCpaUKwDpY/xF+wobIC/REAv6g8L/vd4I7Y8xa1eUYZA0ZteKOSu+3i?= =?us-ascii?Q?ilLAVyl42VJkS8E4gwSl/WJ5zWU+pyJViJMsifrHbMPMj1IdMULQc8vKTRSd?= =?us-ascii?Q?r04BKhsA/GNbiHhpgewyxavpmgfZREKNeYN5h/WmxI5DaiWskNBoT6Zra22n?= =?us-ascii?Q?ElnXzVtM3MRGrSh6OFAxt8Z2/eIWDDsa8pa1P5DFmCz3gKDB1RZxaRhWaLSH?= =?us-ascii?Q?bm7atFxt9PRuvOxhrYvC907Lk29kRVzBLi9nseXZH66Xqbyr9y1aWsiJDE5G?= =?us-ascii?Q?A3+Vd6gSdGbDyTL96Es3R5Dmrrg13bKHKxTJsZQQMy9IJkXsEm8Z46pEyDRm?= =?us-ascii?Q?uE39TTip6bb14NT3SC3R6wE1QAxqgdxUFx/zj/S+duDE/KQAsGllodQQmPLW?= =?us-ascii?Q?3AHBb9d7yFOxUBz+u9dP58bfbPwgp/70oXx4IGobWAjhG2TWaWOJ7/gXYv4h?= =?us-ascii?Q?OtokXlBQTbYn+R4LUpssMRfhI/lilhV//0XuIEJR0IGLSc2axDPRTSEQiT2d?= =?us-ascii?Q?5pIbMuE0hSfbVvhbBsjRNCZhczwLaZOQ1wScXh3Mn/WvTMqOPmDBqwCDWNln?= =?us-ascii?Q?bk6G2OH5G4b1h9ldmuiOYwFXAnFA90XGqpdmDsnvNM7bcJ6pYHkQITmbAScl?= =?us-ascii?Q?Gp/oDYuoS2NonMnKZpgT6L5G+F8kbz++jcby4T57PihDDSYNa1BU2TlPOh1P?= =?us-ascii?Q?19SiNZXXggHe868hNTioodTcz09JUiP/T7eEOpy3?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 469ad4aa-c9d9-4890-c4a2-08da5f022616 X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jul 2022 03:46:46.1977 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: DlZy15FchEErN7Afp5KWHyWX8lRacHc1Aj0eFdEoY6I2vT0jJIFqWapt9VNFuBdLvwhUqo5Zp/1ZMBwWKMWRDA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6463 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add Freescale i.MX8qm LVDS PHY support. The PHY IP is from Mixel, Inc. Signed-off-by: Liu Ying --- v3->v4: * Use MEGA macro. (Vinod) * Check slave phy in ->power_off() and power off two phy synchronously when necessary. (Vinod) * Use single line for error message. (Vinod) * Use pm_runtime_resume_and_get() instead of pm_runtime_get_sync(). (Vinod) v2->v3: * No change. v1->v2: * Drop 'This patch' from commit message. (Krzysztof) * Make dev_err_probe() function calls as one-liners. (Krzysztof) * Drop unnecessary debug messages. (Krzysztof) * Get phy_ref_clk without name specified due to 'clock-names' dropped from dt-binding. drivers/phy/freescale/Kconfig | 9 + drivers/phy/freescale/Makefile | 1 + .../phy/freescale/phy-fsl-imx8qm-lvds-phy.c | 450 ++++++++++++++++++ 3 files changed, 460 insertions(+) create mode 100644 drivers/phy/freescale/phy-fsl-imx8qm-lvds-phy.c diff --git a/drivers/phy/freescale/Kconfig b/drivers/phy/freescale/Kconfig index f9c54cd02036..853958fb2c06 100644 --- a/drivers/phy/freescale/Kconfig +++ b/drivers/phy/freescale/Kconfig @@ -8,6 +8,15 @@ config PHY_FSL_IMX8MQ_USB select GENERIC_PHY default ARCH_MXC && ARM64 =20 +config PHY_MIXEL_LVDS_PHY + tristate "Mixel LVDS PHY support" + depends on OF + select GENERIC_PHY + select REGMAP_MMIO + help + Enable this to add support for the Mixel LVDS PHY as found + on NXP's i.MX8qm SoC. + config PHY_MIXEL_MIPI_DPHY tristate "Mixel MIPI DSI PHY support" depends on OF && HAS_IOMEM diff --git a/drivers/phy/freescale/Makefile b/drivers/phy/freescale/Makefile index 3518d5dbe8a7..cedb328bc4d2 100644 --- a/drivers/phy/freescale/Makefile +++ b/drivers/phy/freescale/Makefile @@ -1,5 +1,6 @@ # SPDX-License-Identifier: GPL-2.0-only obj-$(CONFIG_PHY_FSL_IMX8MQ_USB) +=3D phy-fsl-imx8mq-usb.o +obj-$(CONFIG_PHY_MIXEL_LVDS_PHY) +=3D phy-fsl-imx8qm-lvds-phy.o obj-$(CONFIG_PHY_MIXEL_MIPI_DPHY) +=3D phy-fsl-imx8-mipi-dphy.o obj-$(CONFIG_PHY_FSL_IMX8M_PCIE) +=3D phy-fsl-imx8m-pcie.o obj-$(CONFIG_PHY_FSL_LYNX_28G) +=3D phy-fsl-lynx-28g.o diff --git a/drivers/phy/freescale/phy-fsl-imx8qm-lvds-phy.c b/drivers/phy/= freescale/phy-fsl-imx8qm-lvds-phy.c new file mode 100644 index 000000000000..e514b64bfdab --- /dev/null +++ b/drivers/phy/freescale/phy-fsl-imx8qm-lvds-phy.c @@ -0,0 +1,450 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2017-2020,2022 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define REG_SET 0x4 +#define REG_CLR 0x8 + +#define PHY_CTRL 0x0 +#define M_MASK GENMASK(18, 17) +#define M(n) FIELD_PREP(M_MASK, (n)) +#define CCM_MASK GENMASK(16, 14) +#define CCM(n) FIELD_PREP(CCM_MASK, (n)) +#define CA_MASK GENMASK(13, 11) +#define CA(n) FIELD_PREP(CA_MASK, (n)) +#define TST_MASK GENMASK(10, 5) +#define TST(n) FIELD_PREP(TST_MASK, (n)) +#define CH_EN(id) BIT(3 + (id)) +#define NB BIT(2) +#define RFB BIT(1) +#define PD BIT(0) + +/* Power On Reset(POR) value */ +#define CTRL_RESET_VAL (M(0x0) | CCM(0x4) | CA(0x4) | TST(0x25)) + +/* PHY initialization value and mask */ +#define CTRL_INIT_MASK (M_MASK | CCM_MASK | CA_MASK | TST_MASK | NB | RFB) +#define CTRL_INIT_VAL (M(0x0) | CCM(0x5) | CA(0x4) | TST(0x25) | RFB) + +#define PHY_STATUS 0x10 +#define LOCK BIT(0) + +#define PHY_NUM 2 + +#define MIN_CLKIN_FREQ (25 * MEGA) +#define MAX_CLKIN_FREQ (165 * MEGA) + +#define PLL_LOCK_SLEEP 10 +#define PLL_LOCK_TIMEOUT 1000 + +struct mixel_lvds_phy { + struct phy *phy; + struct phy_configure_opts_lvds cfg; + unsigned int id; +}; + +struct mixel_lvds_phy_priv { + struct regmap *regmap; + struct mutex lock; /* protect remap access and cfg of our own */ + struct clk *phy_ref_clk; + struct mixel_lvds_phy *phys[PHY_NUM]; +}; + +static int mixel_lvds_phy_init(struct phy *phy) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + + mutex_lock(&priv->lock); + regmap_update_bits(priv->regmap, + PHY_CTRL, CTRL_INIT_MASK, CTRL_INIT_VAL); + mutex_unlock(&priv->lock); + + return 0; +} + +static int mixel_lvds_phy_power_on(struct phy *phy) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct mixel_lvds_phy *lvds_phy =3D phy_get_drvdata(phy); + struct mixel_lvds_phy *companion =3D priv->phys[lvds_phy->id ^ 1]; + struct phy_configure_opts_lvds *cfg =3D &lvds_phy->cfg; + u32 val =3D 0; + u32 locked; + int ret; + + /* The master PHY would power on the slave PHY. */ + if (cfg->is_slave) + return 0; + + ret =3D clk_prepare_enable(priv->phy_ref_clk); + if (ret < 0) { + dev_err(&phy->dev, + "failed to enable PHY reference clock: %d\n", ret); + return ret; + } + + mutex_lock(&priv->lock); + if (cfg->bits_per_lane_and_dclk_cycle =3D=3D 7) { + if (cfg->differential_clk_rate < 44000000) + val |=3D M(0x2); + else if (cfg->differential_clk_rate < 90000000) + val |=3D M(0x1); + else + val |=3D M(0x0); + } else { + val =3D NB; + + if (cfg->differential_clk_rate < 32000000) + val |=3D M(0x2); + else if (cfg->differential_clk_rate < 63000000) + val |=3D M(0x1); + else + val |=3D M(0x0); + } + regmap_update_bits(priv->regmap, PHY_CTRL, M_MASK | NB, val); + + /* + * Enable two channels synchronously, + * if the companion PHY is a slave PHY. + */ + if (companion->cfg.is_slave) + val =3D CH_EN(0) | CH_EN(1); + else + val =3D CH_EN(lvds_phy->id); + regmap_write(priv->regmap, PHY_CTRL + REG_SET, val); + + ret =3D regmap_read_poll_timeout(priv->regmap, PHY_STATUS, locked, + locked, PLL_LOCK_SLEEP, + PLL_LOCK_TIMEOUT); + if (ret < 0) { + dev_err(&phy->dev, "failed to get PHY lock: %d\n", ret); + clk_disable_unprepare(priv->phy_ref_clk); + } + mutex_unlock(&priv->lock); + + return ret; +} + +static int mixel_lvds_phy_power_off(struct phy *phy) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct mixel_lvds_phy *lvds_phy =3D phy_get_drvdata(phy); + struct mixel_lvds_phy *companion =3D priv->phys[lvds_phy->id ^ 1]; + struct phy_configure_opts_lvds *cfg =3D &lvds_phy->cfg; + + /* The master PHY would power off the slave PHY. */ + if (cfg->is_slave) + return 0; + + mutex_lock(&priv->lock); + if (companion->cfg.is_slave) + regmap_write(priv->regmap, PHY_CTRL + REG_CLR, + CH_EN(0) | CH_EN(1)); + else + regmap_write(priv->regmap, PHY_CTRL + REG_CLR, + CH_EN(lvds_phy->id)); + mutex_unlock(&priv->lock); + + clk_disable_unprepare(priv->phy_ref_clk); + + return 0; +} + +static int mixel_lvds_phy_configure(struct phy *phy, + union phy_configure_opts *opts) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct phy_configure_opts_lvds *cfg =3D &opts->lvds; + int ret; + + ret =3D clk_set_rate(priv->phy_ref_clk, cfg->differential_clk_rate); + if (ret) + dev_err(&phy->dev, "failed to set PHY reference clock rate(%lu): %d\n", + cfg->differential_clk_rate, ret); + + return ret; +} + +/* Assume the master PHY's configuration set is cached first. */ +static int mixel_lvds_phy_check_slave(struct phy *slave_phy) +{ + struct device *dev =3D &slave_phy->dev; + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev->parent); + struct mixel_lvds_phy *slv =3D phy_get_drvdata(slave_phy); + struct mixel_lvds_phy *mst =3D priv->phys[slv->id ^ 1]; + struct phy_configure_opts_lvds *mst_cfg =3D &mst->cfg; + struct phy_configure_opts_lvds *slv_cfg =3D &slv->cfg; + + if (mst_cfg->bits_per_lane_and_dclk_cycle !=3D + slv_cfg->bits_per_lane_and_dclk_cycle) { + dev_err(dev, "number bits mismatch(mst: %u vs slv: %u)\n", + mst_cfg->bits_per_lane_and_dclk_cycle, + slv_cfg->bits_per_lane_and_dclk_cycle); + return -EINVAL; + } + + if (mst_cfg->differential_clk_rate !=3D + slv_cfg->differential_clk_rate) { + dev_err(dev, "dclk rate mismatch(mst: %lu vs slv: %lu)\n", + mst_cfg->differential_clk_rate, + slv_cfg->differential_clk_rate); + return -EINVAL; + } + + if (mst_cfg->lanes !=3D slv_cfg->lanes) { + dev_err(dev, "lanes mismatch(mst: %u vs slv: %u)\n", + mst_cfg->lanes, slv_cfg->lanes); + return -EINVAL; + } + + if (mst_cfg->is_slave =3D=3D slv_cfg->is_slave) { + dev_err(dev, "master PHY is not found\n"); + return -EINVAL; + } + + return 0; +} + +static int mixel_lvds_phy_validate(struct phy *phy, enum phy_mode mode, + int submode, union phy_configure_opts *opts) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct mixel_lvds_phy *lvds_phy =3D phy_get_drvdata(phy); + struct phy_configure_opts_lvds *cfg =3D &opts->lvds; + int ret =3D 0; + + if (mode !=3D PHY_MODE_LVDS) { + dev_err(&phy->dev, "invalid PHY mode(%d)\n", mode); + return -EINVAL; + } + + if (cfg->bits_per_lane_and_dclk_cycle !=3D 7 && + cfg->bits_per_lane_and_dclk_cycle !=3D 10) { + dev_err(&phy->dev, "invalid bits per data lane(%u)\n", + cfg->bits_per_lane_and_dclk_cycle); + return -EINVAL; + } + + if (cfg->lanes !=3D 4 && cfg->lanes !=3D 3) { + dev_err(&phy->dev, "invalid data lanes(%u)\n", cfg->lanes); + return -EINVAL; + } + + if (cfg->differential_clk_rate < MIN_CLKIN_FREQ || + cfg->differential_clk_rate > MAX_CLKIN_FREQ) { + dev_err(&phy->dev, "invalid differential clock rate(%lu)\n", + cfg->differential_clk_rate); + return -EINVAL; + } + + mutex_lock(&priv->lock); + /* cache configuration set of our own for check */ + memcpy(&lvds_phy->cfg, cfg, sizeof(*cfg)); + + if (cfg->is_slave) { + ret =3D mixel_lvds_phy_check_slave(phy); + if (ret) + dev_err(&phy->dev, "failed to check slave PHY: %d\n", ret); + } + mutex_unlock(&priv->lock); + + return ret; +} + +static const struct phy_ops mixel_lvds_phy_ops =3D { + .init =3D mixel_lvds_phy_init, + .power_on =3D mixel_lvds_phy_power_on, + .power_off =3D mixel_lvds_phy_power_off, + .configure =3D mixel_lvds_phy_configure, + .validate =3D mixel_lvds_phy_validate, + .owner =3D THIS_MODULE, +}; + +static int mixel_lvds_phy_reset(struct device *dev) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D pm_runtime_resume_and_get(dev); + if (ret < 0) { + dev_err(dev, "failed to get PM runtime: %d\n", ret); + return ret; + } + + regmap_write(priv->regmap, PHY_CTRL, CTRL_RESET_VAL); + + ret =3D pm_runtime_put(dev); + if (ret < 0) + dev_err(dev, "failed to put PM runtime: %d\n", ret); + + return ret; +} + +static struct phy *mixel_lvds_phy_xlate(struct device *dev, + struct of_phandle_args *args) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + unsigned int phy_id; + + if (args->args_count !=3D 1) { + dev_err(dev, + "invalid argument number(%d) for 'phys' property\n", + args->args_count); + return ERR_PTR(-EINVAL); + } + + phy_id =3D args->args[0]; + + if (phy_id >=3D PHY_NUM) { + dev_err(dev, "invalid PHY index(%d)\n", phy_id); + return ERR_PTR(-ENODEV); + } + + return priv->phys[phy_id]->phy; +} + +static int mixel_lvds_phy_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct phy_provider *phy_provider; + struct mixel_lvds_phy_priv *priv; + struct mixel_lvds_phy *lvds_phy; + struct phy *phy; + int i; + int ret; + + if (!dev->of_node) + return -ENODEV; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->regmap =3D syscon_node_to_regmap(dev->of_node->parent); + if (IS_ERR(priv->regmap)) + return dev_err_probe(dev, PTR_ERR(priv->regmap), + "failed to get regmap\n"); + + priv->phy_ref_clk =3D devm_clk_get(dev, NULL); + if (IS_ERR(priv->phy_ref_clk)) + return dev_err_probe(dev, PTR_ERR(priv->phy_ref_clk), + "failed to get PHY reference clock\n"); + + mutex_init(&priv->lock); + + dev_set_drvdata(dev, priv); + + pm_runtime_enable(dev); + + ret =3D mixel_lvds_phy_reset(dev); + if (ret) { + dev_err(dev, "failed to do POR reset: %d\n", ret); + return ret; + } + + for (i =3D 0; i < PHY_NUM; i++) { + lvds_phy =3D devm_kzalloc(dev, sizeof(*lvds_phy), GFP_KERNEL); + if (!lvds_phy) { + ret =3D -ENOMEM; + goto err; + } + + phy =3D devm_phy_create(dev, NULL, &mixel_lvds_phy_ops); + if (IS_ERR(phy)) { + ret =3D PTR_ERR(phy); + dev_err(dev, "failed to create PHY for channel%d: %d\n", + i, ret); + goto err; + } + + lvds_phy->phy =3D phy; + lvds_phy->id =3D i; + priv->phys[i] =3D lvds_phy; + + phy_set_drvdata(phy, lvds_phy); + } + + phy_provider =3D devm_of_phy_provider_register(dev, mixel_lvds_phy_xlate); + if (IS_ERR(phy_provider)) { + ret =3D PTR_ERR(phy_provider); + dev_err(dev, "failed to register PHY provider: %d\n", ret); + goto err; + } + + return 0; +err: + pm_runtime_disable(dev); + + return ret; +} + +static int mixel_lvds_phy_remove(struct platform_device *pdev) +{ + pm_runtime_disable(&pdev->dev); + + return 0; +} + +static int __maybe_unused mixel_lvds_phy_runtime_suspend(struct device *de= v) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + + /* power down */ + mutex_lock(&priv->lock); + regmap_write(priv->regmap, PHY_CTRL + REG_SET, PD); + mutex_unlock(&priv->lock); + + return 0; +} + +static int __maybe_unused mixel_lvds_phy_runtime_resume(struct device *dev) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + + /* power up + control initialization */ + mutex_lock(&priv->lock); + regmap_update_bits(priv->regmap, PHY_CTRL, + CTRL_INIT_MASK | PD, CTRL_INIT_VAL); + mutex_unlock(&priv->lock); + + return 0; +} + +static const struct dev_pm_ops mixel_lvds_phy_pm_ops =3D { + SET_RUNTIME_PM_OPS(mixel_lvds_phy_runtime_suspend, + mixel_lvds_phy_runtime_resume, NULL) +}; + +static const struct of_device_id mixel_lvds_phy_of_match[] =3D { + { .compatible =3D "fsl,imx8qm-lvds-phy" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, mixel_lvds_phy_of_match); + +static struct platform_driver mixel_lvds_phy_driver =3D { + .probe =3D mixel_lvds_phy_probe, + .remove =3D mixel_lvds_phy_remove, + .driver =3D { + .pm =3D &mixel_lvds_phy_pm_ops, + .name =3D "mixel-lvds-phy", + .of_match_table =3D mixel_lvds_phy_of_match, + } +}; +module_platform_driver(mixel_lvds_phy_driver); + +MODULE_DESCRIPTION("Mixel LVDS PHY driver"); +MODULE_AUTHOR("Liu Ying "); +MODULE_LICENSE("GPL"); --=20 2.25.1