From nobody Mon Apr 27 01:53:16 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EFE81C43334 for ; Mon, 20 Jun 2022 03:44:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238027AbiFTDoX (ORCPT ); Sun, 19 Jun 2022 23:44:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37082 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237992AbiFTDoU (ORCPT ); Sun, 19 Jun 2022 23:44:20 -0400 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2056.outbound.protection.outlook.com [40.107.21.56]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9DD49BF6E; Sun, 19 Jun 2022 20:44:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dwYgBBixOpMdYzc4OUY/G9Xsh4z8Rj7YLu7MLI8UDgUlF2cfUu8XmJaXdiMqMIsEeVqTH1e/rKSCpmNeA5oG+II3c3xcxGL8kD5zfu8fFu5NY1VEnS4iG68RmHZvpljCVI6yUZxyYMtPDpfZvKA8rum5mFFbUqCoQPiJVvj1qWa7q7RPICTPf/daijptyCKJFK5ajmso/DYTDbkzN9+gBJexr2uk7HB9X7l0KmVZDNPq9ZvbRCJM7wRRS7+zpLGf4XK+5TCGkea631oZKaoeQHLqywD25IeV6o9SfSezeU4Lw+cBDzdgntBObMj6dnity+t/fXjl+ugwIjS453OHoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=mrLWL77nXlg8hwzfXMRQnkjSd5EmyvmAaXWblNIKYx4=; b=Aqa1A6g4yMd0ixy51olSo2W24Poaor4yQLG05/jIQqO/rsMMY4lVBIuPS9A4y4NXX/vq/2DG8TL6rPR/9P72TruPVWOTg8smF6J4Bv1ej+0mIwuFb9Ba6pQrLWbpNZP6Yh9e65yw6WycvYP9tkcdW43hW25GGStQeJHjsRBBAWmlYA3l7e8kq9/8VRm+8DS0DUy8ceWglO2x5+a233iVD3y/rlcqNlo4nvSkczxgm4COCLEt/bpt6fkfmSDocxh8lv9XYES22ZGt1fqeTRj47TcUd6WIOFcOUH4swUq5d1spnHhghitCJUmicvVd11O+TsmHunB0GbzGrjxateEbug== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mrLWL77nXlg8hwzfXMRQnkjSd5EmyvmAaXWblNIKYx4=; b=KIvQSB1VCEeL9oXzRGtKzDwWdq4HJ7Ewl7YF8oxLDnsM9CbVCDkVYm0dyzi3Egnsb3DfVLJAbBWLotvypRLLHfXKEjfsojby7u6NpvJCYJZ5fsYIvYUM9/C3NLnXsNe/vlCfFe7RZcW9VCNu1JKPckOWsTw84CcXJS+YvoQwWnI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by PA4PR04MB7965.eurprd04.prod.outlook.com (2603:10a6:102:c9::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.22; Mon, 20 Jun 2022 03:44:16 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::3c82:f63b:711a:502]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::3c82:f63b:711a:502%6]) with mapi id 15.20.5353.021; Mon, 20 Jun 2022 03:44:16 +0000 From: Liu Ying To: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, krzysztof.kozlowski@linaro.org Subject: [PATCH v2 1/3] dt-bindings: vendor-prefixes: Add prefix for Mixel, Inc. Date: Mon, 20 Jun 2022 11:45:31 +0800 Message-Id: <20220620034533.4108170-2-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220620034533.4108170-1-victor.liu@nxp.com> References: <20220620034533.4108170-1-victor.liu@nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0049.apcprd02.prod.outlook.com (2603:1096:4:196::7) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e20a5595-df3e-445a-8ec4-08da526f25c1 X-MS-TrafficTypeDiagnostic: PA4PR04MB7965:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: XPi6eFw1uKKNSczanvjFI7kqcsLFJMtfmcfGJoMCbIBYwg6xDqroT+OoJDvO8GyT72McPfGDa95MnL3kyp5WFT1k+XfDswboxAmlMsqT5tzwjGJgeV76UEYBdO4CLNegpnHcf1ZxBY7WnO5DNZTDW3EywCoU2a3Lrf7j82f2pKnM2QjBVZvNXrfBzI/Md1ANAg/f2kPjWYZhee55SJkmHhDPLUCmCYzHuQSGbRPnzPfNqKLzh5COAed6hVg/PA9A9fvB/wbuGHgLw35XzZ7PY2gMiaKy1yJY5zQsNQX08vsCOacyi9PKGDy6age2ledjl2dtK+DHF0IFb48sEM07LW2Q+vqXQzcDTkvhv1DQWCWQP7pNS7hJ1xX6Bkkf/DS5ZXOFILqQTg+erCADgKNTMlvWZEiVO0P1KuEIqiUU1eqU9n1Bsx19OiscTVvcnP2YW4KKRASj0AOq45DH4SoJgkHx+A5JLWv6LE4NRO4PrTygZbdhK7qwwuApAa8uia/tO0oZNM7tNM+xt5rNTBwnCTN9QNRq65OsLGf1C0QHffXWO7z28SKvK/I0Cg5y/ka2HxqtX4Dx+IRPM9MMaWkWzSjd0f0nZtNRJ/cM8mL2btWmFbWEnasTcelkqU4hPgCc8hfWN5XD7s4rm+iwBjUvgGipt726QHoEky93l0nEQ+ivrNsnZKpDgSPPu2KfezJ7/a5T0bF5r+OhaXYVObnkm8BNaJECVux01iZs3qUBIZlMApKj5EbFGGhMOKl67AlIs55cMtmvTsECIupo8eIQ30jsdd0IFAY3qSo6DMutn3c= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(366004)(6506007)(66556008)(52116002)(7416002)(5660300002)(316002)(4744005)(26005)(6512007)(6666004)(66476007)(498600001)(86362001)(8936002)(8676002)(66946007)(6486002)(4326008)(2906002)(1076003)(2616005)(186003)(36756003)(38350700002)(38100700002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?5Lc+F0arqldD3tAqUURuTZ38rutatVvTKie4MtKoe/FI1k0R3We3usUc7k3o?= =?us-ascii?Q?bBLYDLLXZDeNbGNWu4Zc2YW5AR4+oUZEpsAog0TTFax3wetck8QBZ/oFNy3y?= =?us-ascii?Q?o7ExH2ZrsEWWam3QFYuKhheNuv9Ftnerv51XEE/qCi7hpqKs0u7s8XNWlFH0?= =?us-ascii?Q?L4uv0Ub7apd+wdy9f7Mh0ff7JnPVf7Z6N2tPPP+B0r9z6viJmZWMX3qlwFWq?= =?us-ascii?Q?5FH+ukAsw3DXlpyjV0QPuEVd7R4FKt7uIqEGt3ZAAVPButQ6O1SjXqXp0jaN?= =?us-ascii?Q?TA9ZAeddfzgArDqWratEqnMgPsM2QTyftPVyd5YbhE+VFfqe+NKVKS38B7Lb?= =?us-ascii?Q?ynpxDGPuuK3x1Y2yei0J5xwig8f5lleWBUCvCDKugS2RTT4wM2U/HABz1piW?= =?us-ascii?Q?xgDbhkRfUAm8Ihu/2rU/7UVV7mk+7AxAYXKvp7noDay4T3e3+IhB78rn2SOO?= =?us-ascii?Q?p6BvyRAXTl+Bvs5Y+5bWxeofj/PFKqqUSrI0wKULDVDm4DEnOLgg0kNqVkU6?= =?us-ascii?Q?eoSrPSuZtapsvsASAmPrBnwA897Mt1FO4a+O1UHkFS5kSEp4ySuCT8ocXbHJ?= =?us-ascii?Q?6mogHOMg/G371x0D2ArTg7OivcAtGVQc+Vh2ECGwjgrdSXBisES8rSYsqv3F?= =?us-ascii?Q?myS4kVBG5FOWdei26xjq64kgAWKu38LRw+Yc5IUrncyxWq9wk4abXmUAovda?= =?us-ascii?Q?Xlk9QZ+6bcXuFuAHLY7GeR4mzHgoqaYcPfbUvHwo3jWs9HhLXWqyVRJLy533?= =?us-ascii?Q?7fAlzs6XK0KEuF5vwY8JtZLQ3Ba2oLvPvennAavr81j4FDDFuCXZKVmH/l96?= =?us-ascii?Q?4S8ipE2DfiA5bRsN6jYh/TnVYSYt+TP3ll/c9ZxFdu6o12tIQpFVMJh+ERvu?= =?us-ascii?Q?Uk/UNrPCfR9UzGHGC6+cjf76IMenCHotxIBVgdPItNnoVkBVaGyz3MfNu1uB?= =?us-ascii?Q?gqSAFJvqgNPRz28NA21QDDgzP/9aTnbJRM5mvi+Uf2sQBvB/pOha3Z9auGGG?= =?us-ascii?Q?sSthMrm9F7oAswuzjeLLjG+2wausZOAAna3gkrMuH4bpGsDzdie7hSjFQR2R?= =?us-ascii?Q?HrV3Yo1u9hzbaYpJCXhwLydvfcAEmuo/uCG+JxvAstB5c8p3q71Vbp604nxK?= =?us-ascii?Q?NVKiH5EzLGCI5/+e7Cj/bKFY9DUzsjuZb1upw/w468v0Lr7ZbpKBRPdgQAHV?= =?us-ascii?Q?suQ88tU6/y+zXwMKNEWFJRDG0Sy8S+pquGUmNIzN5Wa6vc6MYG7JU/qWjJSj?= =?us-ascii?Q?YOjs4HRttJMk7EUqMoYYn3KsgsaZfHLrh1UGhVP+HDQ0Z+YttFykR5/7AF5s?= =?us-ascii?Q?6bNuGvdFhc7UyRAcpwaWWnnRaWd0mF2JjCyV8G8sbVGIIDqu0LL/In+jDVgS?= =?us-ascii?Q?uyZIaXC4glDYob3Bo/4Nj/NnQ2QewpOEakx1LpveKotsLtmbRPqCPepgfJpT?= =?us-ascii?Q?jNoZmM1Fyt0Pp56CzRwx/1fuRV/+1NZBUCsPlNS3H6+1K9G8DPvMgXke5Ko3?= =?us-ascii?Q?CYwojuDM0jFp4lXigyRc2EQzLg5t7p6TKy+/yGZdjYccM52r/kqZK+YWXJxP?= =?us-ascii?Q?yuWCUPusJA2gSnF58rvW/RuQKy5PvtfpMcWJJQdJzlfnupCzCy0yVxVHwxpg?= =?us-ascii?Q?9pmXa6zp0itdeNG5ldWAm9kz9SsxMxZyYQXU12EaOzxfvb5T4r1lPuE+tnPc?= =?us-ascii?Q?feV/lLRlL+ZJZUZNhoGOhWg7eJ6qUM4SihPkFt4rP+Bw7nSvweMddbGpjYUa?= =?us-ascii?Q?Oyjda41Caw=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e20a5595-df3e-445a-8ec4-08da526f25c1 X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jun 2022 03:44:15.7604 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 5R38AI/+O5ibreC/ZGYVXHFldHpez3RqGAI5/jb9LYY1dBCk1J0h4170u7dxgIuAqoUdFfEr48akQb8vjMo6Rg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB7965 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add a vendor prefix entry for Mixel, Inc. (https://www.mixel.com). Signed-off-by: Liu Ying Acked-by: Krzysztof Kozlowski --- v1->v2: * Newly introduced in v2. (Krzysztof) Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 6bb20b4554d7..bbce3b060710 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -792,6 +792,8 @@ patternProperties: description: MiraMEMS Sensing Technology Co., Ltd. "^mitsubishi,.*": description: Mitsubishi Electric Corporation + "^mixel,.*": + description: Mixel, Inc. "^miyoo,.*": description: Miyoo "^mntre,.*": --=20 2.25.1 From nobody Mon Apr 27 01:53:16 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id A266CC433EF for ; Mon, 20 Jun 2022 03:44:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238003AbiFTDoe (ORCPT ); Sun, 19 Jun 2022 23:44:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37140 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238030AbiFTDoX (ORCPT ); Sun, 19 Jun 2022 23:44:23 -0400 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2073.outbound.protection.outlook.com [40.107.21.73]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 659A8BF69; Sun, 19 Jun 2022 20:44:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ex3h/jBwXmzEPwv1Pj/jeXERG1QNAshdlX3QZjA0lpB9+rkr91laHOt7v0DQwpe1Di3maoWLfSuh/ZC7YdG24VBHCDtdZHSu5aqOIoVU4A+vTO0O312Gkf7m4WtgN309x5DRw5u2YApek8EGINhMI/YgKGyWZLQF9F6IG863XoEFisshiEbd5CfnNly6NC1hm58TUNIE04Gyoe557FMq7S/uaqItD2SVHc/7rBveNjXDC3rCpYBKYfIFK91CE5IGtAlz7yw5f1nQFJ1S+V0AyTnsphc3BdtRiOJ5xj7e0Gjdueb/HzBjC2B6T79DEUr6WflLcqXVfm2VTcvpyyM6aw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=juizKsphdYpyNHz5IT+Ty8u1IHR49IBXFXuhYegspOA=; b=SBteW4ABl396b6bDIsBEHRaywNlH8fsbFoCqAXr48RFmOsOGhEHNvFwAfo9MCzxocNRhGcf8kkMQK3fFphJjbpuIpvxt3ssfif2U122mFKPHQa7DSZNH50JfPuQ0CPeKGAaiwDU+mFCnlSx24RrLYfwsIiGdDSB6nBH/YSq92e/7ZsbmZ9AMMrTpjstgvE7g/3if06YAUNFERFasCTx3Fw5Bi5baf/GFh7Pqwnyt6Q2cOHcXPZJCaQtXVUznaA+bVxYhP6CQ1x+gvS6Gdi5G0PAJYlZhLFIp0p8peCPitp68C2BsB5V8rAYRwV0gMZOYIMM2Z8Z7VwL6aKAdhmetCw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=juizKsphdYpyNHz5IT+Ty8u1IHR49IBXFXuhYegspOA=; b=P4luNwISB6/II7uSg6HyzHupSWwJSkpmUfSGjaMeGXZAMUUntAYIrRwxEOSrZd/7Fnv8c1e2mPTs9GXXnwYUGigz5DcP04YJj+SmG111hzfeM3Ctap0FBxdzPgNCyttNgqgphjiLlsvWg9s2u5VXuVF2wHRUtjzx2YZT7qUfcLI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by PA4PR04MB7965.eurprd04.prod.outlook.com (2603:10a6:102:c9::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.22; Mon, 20 Jun 2022 03:44:20 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::3c82:f63b:711a:502]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::3c82:f63b:711a:502%6]) with mapi id 15.20.5353.021; Mon, 20 Jun 2022 03:44:20 +0000 From: Liu Ying To: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, krzysztof.kozlowski@linaro.org Subject: [PATCH v2 2/3] dt-bindings: phy: Add Freescale i.MX8qm Mixel LVDS PHY binding Date: Mon, 20 Jun 2022 11:45:32 +0800 Message-Id: <20220620034533.4108170-3-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220620034533.4108170-1-victor.liu@nxp.com> References: <20220620034533.4108170-1-victor.liu@nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0049.apcprd02.prod.outlook.com (2603:1096:4:196::7) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 93202865-cfa6-4622-cff8-08da526f285a X-MS-TrafficTypeDiagnostic: PA4PR04MB7965:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: jSXzEzZY0jLnqRuefjmSQLEJsL+WFirEpYiVo7rwsYkRsnBBFatUBws7LWwtM0yCaan5+1OX/tTWUkknef2kwlj6B5KIY1cRbKZo707o2kZJlSvSpqchaGUlamgSU89Yhi0pOnt3dgTntbeNUi5VPE3Qz8X7vr8kgmjEg/MeJp3dujrdy67izIRGzUpCrVUjAtQ5o7cwiqOMsm8bRtOcpCy9XlMNePGgZELYy7d9eopnMD1LsDLcfLQ3eEkrqH/FobnZGL2rW2FbPhJR57B2cOi56H7EXfAXOZsJxpzPIhYmmxQ0Ynr0XoPdRyGAeme5bIkZjRM7jNnOCx1aISeKsuHYxgK4xbkHpY4NV6kiS18TCllq7D4wa0MUVdcaCWINPcTGuq2A1WuQL5ADJSFoVpSb6yLeTjVqjAsHlB1IinIVOg9GjzOjavwopfD4fw4RYp44hyzYc/YmA1Msd6UidzLFGMJ71hAtbwhEJ7Tvz42vxyBVjbC3Q1m02xI/4/M15Z/T890ym//2nqa4UgQn93AZAGmspltQs8ZP2dZC2tjadBgTmOftuw7ynQEafLyIK0m29Or9rrOFIQrBGS1br19dCfuGjW60XZ6FwlhNKKSE0+0UMgcJXpn7FAudardmvAEgubwUU0w7vFPO8LvkkesKMhVfaDV4U94ASAETqBX3zsuU8eSSZHuHAdogr6k3v+V/lTeuQAnXvRllBeM9WCxVdcUwLXxK7xDUp9ngoeI+IkqV0vBx0geCsan3uinLDViG8J135vgUQQosflegrDdFLWJoqbeGkgWuLgdgt0U3UYxy8P86Hd4Yq6V6bXEW X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(366004)(6506007)(66556008)(52116002)(7416002)(5660300002)(316002)(26005)(6512007)(6666004)(966005)(66476007)(498600001)(86362001)(8936002)(8676002)(66946007)(6486002)(4326008)(2906002)(1076003)(2616005)(186003)(36756003)(38350700002)(38100700002)(83380400001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?ZHPaI2ZHo0uK2w5dCtQ61HCleJIzyeZr7Z9qe6A9DZriOYOHIqbAOQwFhBwP?= =?us-ascii?Q?DrFVQmUaA+KC1dCEIQf5EhW/9kH2KMp370kQYO+EvbNNFxaHL2WMlZUUbses?= =?us-ascii?Q?H/F4IOELYfMk3IXy3tJvFruiQuC38wSdbZDbLQrjBoXYLuM46ttMvECIGa4U?= =?us-ascii?Q?y7vPgfJD2hfi/xIH5uHoBA7M2MEdCGNV92jFqIwygTJgB8gOi+97TkhVbZsZ?= =?us-ascii?Q?O1IHR2GmXisruHDJUgldfDGJT9v2izgOte18neSwjfb0WxBYZ5kQ8kxcKy7Y?= =?us-ascii?Q?CPiQXRTLIyfGKH1IDArSZaKrZaOsGbhLTbxX7xxTz1cB2bNQRqKh9a1AzDUW?= =?us-ascii?Q?nZo0WtHBOgtD2evLeomqUAE2n4/pSPVvRrbg0FURTOGlwS3lTdk2PkxwCgeE?= =?us-ascii?Q?GfjAI3XzsRoDPZ8AUfsiGRI0KSQz/PKrRNQSTKPSSH3OZ5DjA1OCuwdNaiwv?= =?us-ascii?Q?O7ftZNIxi/VUTh3TQoL43xsTSkRAHOBfzPYq7QAp4f2dsg//lw2rMw3laYsN?= =?us-ascii?Q?KBHMUVHfzm+ObKg00X1i7LvQXOQryuItYQEd8ykobtxMh11tBTjHFMORT8Nq?= =?us-ascii?Q?YeOk1uzrxwMU4Ore5TaoqCRcswq2xjiq6uRgzYpbrIT8knmgSV81eK5moFQT?= =?us-ascii?Q?V1StzNZj64RUnBwx5ICMyHCTtwS+6f7ujhKIXWemrijHTszZbIqwMCDCh1lk?= =?us-ascii?Q?ujT3T5c7qJlO2ikb23GAAuA4nWCm4qlRVcfJIS3fkVlcizuY3TpTVx2j/cRy?= =?us-ascii?Q?4wPhauXrSnHXfouMROpgxHo2+ys7fiTxHkr8XN1Pxuwc7wZ8gXuNnGTlTDy+?= =?us-ascii?Q?JsCTP0uj0FE8em871u+vT0aZuDwwlSIAotXuyQUMCflHFDtKAGA8+V+nw8dv?= =?us-ascii?Q?HAVV0YYwjkeEo53vLxLUP/XXVnhvyPgdHvCNhNIX2BIbxDb3vJdMKGVCtHM7?= =?us-ascii?Q?jDiQNRJoG/PGLNzPL/DnunKbv1geVtwlGrsjrVDdvCTtwo/DBby/recDx82m?= =?us-ascii?Q?3V3YVkqiMNEQuYSyBHwHddR2xRgQotL2XFS/Mf1Sn1YOe3ohSl/7OnlbOMTz?= =?us-ascii?Q?+1Mia1mj+VxeV6Dfag+XyAjjxPU1sXmfVz268G1c96uLyi35pIZndQxcs47m?= =?us-ascii?Q?XRqDBNvtymcNyAIf514F4RqWG081kA239KMUGpVp76G0B6D7EpBI/X8sddlt?= =?us-ascii?Q?YoG4Q/LccsGGiteD7cgeWeX2xUbzBjqaiptuyUdUScGL1NuhieE4lIl+kMna?= =?us-ascii?Q?EUyyvGYC/P2kQRWVdVXaqLiWljrjCMYnoGixmTLcADZK1qyCTToxX46cG7Y4?= =?us-ascii?Q?M39l26MGfOnOqObiN4XeBBITPIFMxwhDBZhcdJL6NHjJvMDXt6MlnoA5u+KF?= =?us-ascii?Q?d8uK84sGDEXlzWSUgkGXtblgxFgy6fvu+ba0Lgwm/MZeRO84OfGoo3leBEEM?= =?us-ascii?Q?JYPLVMxixpOiBFd2qJ26NfNDhytIpJ0RIhoDDV1zclyW+nTlBk3NWbMHDbec?= =?us-ascii?Q?7oBg2NojytRW59hPz3n7RoMTP8Fgwt9a1Q1Mq3o6Dforos3HhGgWpfMo+okg?= =?us-ascii?Q?29Cw8hdfzlAq8d/S0F1xfc41BdOKSwpqhHO/85XzNnbi5QXAA3g+r5Y7QB6R?= =?us-ascii?Q?XakAw7BeafvfRC/QRhPU3dwAiqZ8X3a5ju+PGHXlzvUCBFNRSJUu/i9DOquz?= =?us-ascii?Q?SVTmGbeQfmuF8O3FvzFpoWhko4R4WrFh9/sYN29t593dY3fGowJ9dhTPMrnh?= =?us-ascii?Q?SwIwREu0iQ=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 93202865-cfa6-4622-cff8-08da526f285a X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jun 2022 03:44:20.0733 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 8CtaQZUXwdPX6ZM31zTk1dnOY9qHaVCOOq8NQR9xRGhF0Z5hlSwR721Pzxf37MWWlryovcUTW74GuL26lYlRPA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB7965 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add bindings for Mixel LVDS PHY found on Freescale i.MX8qm SoC. Signed-off-by: Liu Ying --- v1->v2: * Set fsl,imx8qm-lvds-phy' and 'mixel,lvds-phy' as compatible's enum. (Krzy= sztof) * Skip 'clock-names' property. (Krzysztof) * Drop 'This patch' from commit message. (Krzysztof) .../bindings/phy/mixel,lvds-phy.yaml | 61 +++++++++++++++++++ 1 file changed, 61 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/mixel,lvds-phy.ya= ml diff --git a/Documentation/devicetree/bindings/phy/mixel,lvds-phy.yaml b/Do= cumentation/devicetree/bindings/phy/mixel,lvds-phy.yaml new file mode 100644 index 000000000000..4bfcc0dd987f --- /dev/null +++ b/Documentation/devicetree/bindings/phy/mixel,lvds-phy.yaml @@ -0,0 +1,61 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/mixel,lvds-phy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Mixel LVDS PHY for Freescale i.MX8qm SoC + +maintainers: + - Liu Ying + +description: | + The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC. + It converts two groups of four 7/10 bits of CMOS data into two + groups of four data lanes of LVDS data streams. A phase-locked + transmit clock is transmitted in parallel with each group of + data streams over a fifth LVDS link. Every cycle of the transmit + clock, 56/80 bits of input data are sampled and transmitted + through the two groups of LVDS data streams. Together with the + transmit clocks, the two groups of LVDS data streams form two + LVDS channels. + + The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled + by Control and Status Registers(CSR) module in the SoC. The CSR + module, as a system controller, contains the PHY's registers. + +properties: + compatible: + enum: + - fsl,imx8qm-lvds-phy + - mixel,lvds-phy + + "#phy-cells": + const: 1 + description: | + Cell allows setting the LVDS channel index of the PHY. + Index 0 is for LVDS channel0 and index 1 is for LVDS channel1. + + clocks: + maxItems: 1 + + power-domains: + maxItems: 1 + +required: + - compatible + - "#phy-cells" + - clocks + - power-domains + +additionalProperties: false + +examples: + - | + #include + phy { + compatible =3D "fsl,imx8qm-lvds-phy"; + #phy-cells =3D <1>; + clocks =3D <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_PHY>; + power-domains =3D <&pd IMX_SC_R_LVDS_0>; + }; --=20 2.25.1 From nobody Mon Apr 27 01:53:16 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 90BDFC433EF for ; Mon, 20 Jun 2022 03:44:41 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238205AbiFTDok (ORCPT ); Sun, 19 Jun 2022 23:44:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37222 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238110AbiFTDod (ORCPT ); Sun, 19 Jun 2022 23:44:33 -0400 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2060.outbound.protection.outlook.com [40.107.21.60]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CC8D7CE2D; Sun, 19 Jun 2022 20:44:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FOyVw0fNGNPRvFonwtJAgzFWXb6njFqFSeiOoxKWdqTsvdh9H9YQrnQn/tM8oMcHOQPJ8OSRxmd/dvKDk9veLZga63L+YGUh2w1MV/eFm0TZRfTOzYGh5NvbXTAL3auVkhUw1+2pVs7O/7062+s1CfRMRVH5fWAFku3RjHfZkr8VcKQyj1boMYQ+HsrRBlkYNvdjA14azgRcUysmbpvf7IZnTYUzBJVVr4Q1mjRvIWYItqSN66/Vh0UwV+xrqcPBjyH/e+XsY9hiIFVab56F9v2dtOrzoG9LjJRCtNQThaQ5lbDtEnhn7IfN5jk+nTuvrI4XjVYMEAWTaid9CSHjWA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=tMaXT+oEMTEebcqyKU8b7m1grHc4GKptpfoEXSX1aeA=; b=iZpd9eLeVJC2FsQU7dKMNpO++SLloZcPBDQ2FJ+TnaZT+oNqTPerC/2UOu5dqrxgM8UsiHNz9femQ7Vu+MJfyn5DGARKLFZ4JOMYGgNBVu3wlyuCNpf5akxH5YkZYw+GQKYf+Qew1yePkjNCIlgK0AIbzx1twEHmgqdNGTglklwtmJ/tJYI2LILBS/uAQJYURPA6sFaj/XMlmqh9LudRNEUSf4ZkfThjSo+riHCyFSWFZeQ+q4Dn8Gn3l2HrrHIHErOIVggGvrRfwYwBGOYE2smz0FFR6Hw+jUhdD+HkTR01pBk9JYKxJteAYUvHXg8/Kuh4iguYEaROzzQbg5wjMQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tMaXT+oEMTEebcqyKU8b7m1grHc4GKptpfoEXSX1aeA=; b=HVM8D50xx+YFm86UhUlMd3pIAmirv+F7q0bt8f6MqpBdSdlcKcijKWu2wvsJ2xm/A85sCZJHV0f2glhCckliajzepn2t2oLfzLq7dSwr7QKEAArL0ojbssNPBwrHX1pgDINnkesjmcysjkac4t208i4+62ty3pJww+lhqzusu0w= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) by PA4PR04MB7965.eurprd04.prod.outlook.com (2603:10a6:102:c9::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.22; Mon, 20 Jun 2022 03:44:24 +0000 Received: from AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::3c82:f63b:711a:502]) by AM7PR04MB7046.eurprd04.prod.outlook.com ([fe80::3c82:f63b:711a:502%6]) with mapi id 15.20.5353.021; Mon, 20 Jun 2022 03:44:24 +0000 From: Liu Ying To: linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, krzysztof.kozlowski@linaro.org Subject: [PATCH v2 3/3] phy: freescale: Add i.MX8qm Mixel LVDS PHY support Date: Mon, 20 Jun 2022 11:45:33 +0800 Message-Id: <20220620034533.4108170-4-victor.liu@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220620034533.4108170-1-victor.liu@nxp.com> References: <20220620034533.4108170-1-victor.liu@nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0049.apcprd02.prod.outlook.com (2603:1096:4:196::7) To AM7PR04MB7046.eurprd04.prod.outlook.com (2603:10a6:20b:113::22) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 6c86d968-feaa-49ae-2168-08da526f2adf X-MS-TrafficTypeDiagnostic: PA4PR04MB7965:EE_ X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 1/56ioT3N2J//bHzkijOPnGgNKUI/RSSiMgACUKcgjO0B5pT5VcHRCrbCKsmhLBt5pECUcElgx4xL6J32Es8Qj2gd6Z6uMsbrnsengMNx6uhjSPtsgu1NPstJJgMrop1mGyegGu+b8S/SMtVBvT6mOIbIy4JX/KjuDnYcJfo0dwaJczg5VzXEjbLIuG+hwffcM7cIXyiGhKaHTZKjtQnP7g85aO+teNjBLoDIKsbif6eIKJXwe4ar4cDPtpoeytGkFCLVWEzINVMstzcSpEkIu3H5NjR8Vm4FWi9EA0e6wrWGtNWDTGiWOLTHO4xTpT19ALGrHgGNFgUqbQae/e6os0Kia+QvZr7DNXBNVBs63AAs5O+nxxeRia8FoF5QSt1dqRj9oMOR80hFBIWyZaRNZlOThHhNbMGdDrC9UZ45zTTBa2uc/Uvl5YFN9mzRvZUI2ZwVkCZ5bxy1IgypZDp6/F/LM+TkZGsbI6kZ+WhFXbq4gx6G+DPRtkTPlWLk8NRmktTzBWudDimUedl+Dr1nn42GeKpk4lP0oVeKcv06qnmDPB3FtyvJdVm4rO1TAfNmfSKyZXktQM714XmnyYdf9DqEs61hV2TDXK6oJXexMNYstHw2UJ+5VYSKS0/N+MzCZ5gIU1Ezj3ny0VEVqJX+63E1id+89izW6tmaRRSrDrCkvBDzxYDRSeJJmlwtlx8UeSC8RZoI9RbhmuN6ex+CQ== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM7PR04MB7046.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(366004)(6506007)(66556008)(52116002)(7416002)(5660300002)(316002)(26005)(6512007)(30864003)(6666004)(66476007)(498600001)(86362001)(8936002)(8676002)(66946007)(6486002)(4326008)(2906002)(1076003)(2616005)(186003)(36756003)(38350700002)(38100700002)(83380400001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?kuvYXUA3s3qyp350XrivIGyGrU1vT3Lt0a8Mp6S798YTRKES2CrJEAs7sCOT?= =?us-ascii?Q?t4IhOLBOTv4ycWqoWs98FGx3RiUBw44ATlT61licptwP/1kiu3qU/RoIRp2i?= =?us-ascii?Q?CBs6yGq7JlEF39rp1yLqNjRIMJi3Af6UoOCOcIIRA5zo0Wvp2t7W80ZJfVk6?= =?us-ascii?Q?Fbu1pV7cRunYERUA87f2a7CFcXr0eNvNovGMYgx8TWRVR3+QAScCt1NYkyqz?= =?us-ascii?Q?mVITpQEcLO+86CxVkUTKRJDNus4lOp1QApjTi/+yfYl/fieJXg1oy/UzvhgX?= =?us-ascii?Q?m09s6NMV/IaRCtFGmVUyojGNrFx096lkDKofcW1nC/1yjH2wJ68gR1K84/GL?= =?us-ascii?Q?iRqb69/UhDTbUcL/bvxisPsp1QQNHCqZUu8ojXzR2wXEZ4zjXR/XJq8BIZfg?= =?us-ascii?Q?VIYEmlBkJN7/Pp506Fj2699gR1EKfWEfwE9U4KAa1hvNyAYDvdNoD5QULBfy?= =?us-ascii?Q?G2nz/iwCMj3iuCf1HXxTdw95gNTRLWjEWdzf59fjCVdycQ+rAc1dSdV6DpHZ?= =?us-ascii?Q?ExxQ9/WSktvQgbCDgz1roWhAn4iQwReEGy1uY7xZgoJurMBtB7jKg7ZsccnD?= =?us-ascii?Q?MBOeLka1gVoMlWMDw88RBaGvBS9/vsbv2l51v3lM1nya9zI4cBrX9qdmus2J?= =?us-ascii?Q?K7wghdiEbwLxkudnnBB+1Btn5CkVxQ2A4SWQ7BXCpB+OtZvTrK8+gcpRdWWT?= =?us-ascii?Q?o4h4aRMyxlCuv8JDgOxSKUcKlXGbq907W0s+x7k1YI3/gH6rkoicCzcgaKHE?= =?us-ascii?Q?8cWxzy/WBMUkj0GwnDnkzHoJphYtNuaWd860wfFn+881qv9ASFzOpNSSEVol?= =?us-ascii?Q?aA+Rf9nhZZs06DH36P9NZuyJZVUl4GxyIZXgvE/eidX0QZZJG3lscTnj1GrV?= =?us-ascii?Q?XUYmUlzLJmTeFzYt+8t0R1krHbmCBPGJeKjJ6eN17O6CaQM83f9uzBVDZCxW?= =?us-ascii?Q?6VKuN0tT27WgHKsgkLBiWVBIoAzxpJoJlEebPbmD4YqZMDe+Yz5ALQTAkxhP?= =?us-ascii?Q?RF10txQWGHP4gNLY6/s+c5jmDAjW03Mjwem/PTwh6ozMLm9ylaTdL2jERLeS?= =?us-ascii?Q?z2UPOvLYsM78mQXsSTJKdPmColHCBpAQFIAbExolv/C/5jNH1Neyna2ZZl+/?= =?us-ascii?Q?aM1XiDN5rfYSHp+fiaVFGXMEkhSJbhjdBmaffrOoriXI2swOmXkVrDSGzRLU?= =?us-ascii?Q?Ejqn7vheJTsahDRtHX6GR0/5Xn6Aybsdjv0mO7+Oi5+g+zXkNQXNV5Yb1ksr?= =?us-ascii?Q?eV7IdxkehAL5CzFNKD90Wf1nXxz/9yOW7qu9v/aUBSDRtOCMqMYl4ySFm6+B?= =?us-ascii?Q?d1J3P0jkv++spRmNE7zfJa1TuY7KBBWREErHMMWRxbbtjW4ZYxzy12Lo+ihH?= =?us-ascii?Q?KYb4RbsZTYkdC9UH48Inv8bOzPVsZuR8CQAjFSIKpIqYZ3MfX77gB924V7+s?= =?us-ascii?Q?4MdHzBR8DUNq+WVC7LKR0Nq38y1yYrqznpKs/foEEcXIZZA5TmXbzAx9B222?= =?us-ascii?Q?2QGbwrsK/WHR/mZBs7shN+GKZCLAwoatILPZsyWd8MZyRod2jCgPAG7j1ksI?= =?us-ascii?Q?aVqigQHr4ZO88U/eZXYu9/8Wfe44XIGnXytc7Uweaq33veTm59HkMVCKZneg?= =?us-ascii?Q?fC2IzpNYL1R6Sk7FOEzwT66nIRlnEUUqNYo9wKPtMYeejmxNJI4Rg48HP9MD?= =?us-ascii?Q?f4ScGNj9yDTIOCYzqf9wp0R/rwtc39O8quqGXmbK7WCjvxsNmPOnCpD9uriS?= =?us-ascii?Q?ZAfv9Nr/yg=3D=3D?= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6c86d968-feaa-49ae-2168-08da526f2adf X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jun 2022 03:44:24.2889 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: pvW9ssts5vNZr8ocYTsQxFt2KF2TDhm6Dj3l59Yi8vdvJ5ZSqzyeaqQ2CbaOzX9T4zNjsuDN+o4tWZsloYXwZA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB7965 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add Freescale i.MX8qm LVDS PHY support. The PHY IP is from Mixel, Inc. Signed-off-by: Liu Ying --- v1->v2: * Drop 'This patch' from commit message. (Krzysztof) * Make dev_err_probe() function calls as one-liners. (Krzysztof) * Drop unnecessary debug messages. (Krzysztof) drivers/phy/freescale/Kconfig | 9 + drivers/phy/freescale/Makefile | 1 + .../phy/freescale/phy-fsl-imx8qm-lvds-phy.c | 440 ++++++++++++++++++ 3 files changed, 450 insertions(+) create mode 100644 drivers/phy/freescale/phy-fsl-imx8qm-lvds-phy.c diff --git a/drivers/phy/freescale/Kconfig b/drivers/phy/freescale/Kconfig index f9c54cd02036..853958fb2c06 100644 --- a/drivers/phy/freescale/Kconfig +++ b/drivers/phy/freescale/Kconfig @@ -8,6 +8,15 @@ config PHY_FSL_IMX8MQ_USB select GENERIC_PHY default ARCH_MXC && ARM64 =20 +config PHY_MIXEL_LVDS_PHY + tristate "Mixel LVDS PHY support" + depends on OF + select GENERIC_PHY + select REGMAP_MMIO + help + Enable this to add support for the Mixel LVDS PHY as found + on NXP's i.MX8qm SoC. + config PHY_MIXEL_MIPI_DPHY tristate "Mixel MIPI DSI PHY support" depends on OF && HAS_IOMEM diff --git a/drivers/phy/freescale/Makefile b/drivers/phy/freescale/Makefile index 3518d5dbe8a7..cedb328bc4d2 100644 --- a/drivers/phy/freescale/Makefile +++ b/drivers/phy/freescale/Makefile @@ -1,5 +1,6 @@ # SPDX-License-Identifier: GPL-2.0-only obj-$(CONFIG_PHY_FSL_IMX8MQ_USB) +=3D phy-fsl-imx8mq-usb.o +obj-$(CONFIG_PHY_MIXEL_LVDS_PHY) +=3D phy-fsl-imx8qm-lvds-phy.o obj-$(CONFIG_PHY_MIXEL_MIPI_DPHY) +=3D phy-fsl-imx8-mipi-dphy.o obj-$(CONFIG_PHY_FSL_IMX8M_PCIE) +=3D phy-fsl-imx8m-pcie.o obj-$(CONFIG_PHY_FSL_LYNX_28G) +=3D phy-fsl-lynx-28g.o diff --git a/drivers/phy/freescale/phy-fsl-imx8qm-lvds-phy.c b/drivers/phy/= freescale/phy-fsl-imx8qm-lvds-phy.c new file mode 100644 index 000000000000..37f77115ddab --- /dev/null +++ b/drivers/phy/freescale/phy-fsl-imx8qm-lvds-phy.c @@ -0,0 +1,440 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2017-2020,2022 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define REG_SET 0x4 +#define REG_CLR 0x8 + +#define PHY_CTRL 0x0 +#define M_MASK GENMASK(18, 17) +#define M(n) FIELD_PREP(M_MASK, (n)) +#define CCM_MASK GENMASK(16, 14) +#define CCM(n) FIELD_PREP(CCM_MASK, (n)) +#define CA_MASK GENMASK(13, 11) +#define CA(n) FIELD_PREP(CA_MASK, (n)) +#define TST_MASK GENMASK(10, 5) +#define TST(n) FIELD_PREP(TST_MASK, (n)) +#define CH_EN(id) BIT(3 + (id)) +#define NB BIT(2) +#define RFB BIT(1) +#define PD BIT(0) + +/* Power On Reset(POR) value */ +#define CTRL_RESET_VAL (M(0x0) | CCM(0x4) | CA(0x4) | TST(0x25)) + +/* PHY initialization value and mask */ +#define CTRL_INIT_MASK (M_MASK | CCM_MASK | CA_MASK | TST_MASK | NB | RFB) +#define CTRL_INIT_VAL (M(0x0) | CCM(0x5) | CA(0x4) | TST(0x25) | RFB) + +#define PHY_STATUS 0x10 +#define LOCK BIT(0) + +#define PHY_NUM 2 + +#define MIN_CLKIN_FREQ 25000000 +#define MAX_CLKIN_FREQ 165000000 + +#define PLL_LOCK_SLEEP 10 +#define PLL_LOCK_TIMEOUT 1000 + +struct mixel_lvds_phy { + struct phy *phy; + struct phy_configure_opts_lvds cfg; + unsigned int id; +}; + +struct mixel_lvds_phy_priv { + struct regmap *regmap; + struct mutex lock; /* protect remap access and cfg of our own */ + struct clk *phy_ref_clk; + struct mixel_lvds_phy *phys[PHY_NUM]; +}; + +static int mixel_lvds_phy_init(struct phy *phy) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + + mutex_lock(&priv->lock); + regmap_update_bits(priv->regmap, + PHY_CTRL, CTRL_INIT_MASK, CTRL_INIT_VAL); + mutex_unlock(&priv->lock); + + return 0; +} + +static int mixel_lvds_phy_power_on(struct phy *phy) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct mixel_lvds_phy *lvds_phy =3D phy_get_drvdata(phy); + struct mixel_lvds_phy *companion =3D priv->phys[lvds_phy->id ^ 1]; + struct phy_configure_opts_lvds *cfg =3D &lvds_phy->cfg; + u32 val =3D 0; + u32 locked; + int ret; + + ret =3D clk_prepare_enable(priv->phy_ref_clk); + if (ret < 0) { + dev_err(&phy->dev, + "failed to enable PHY reference clock: %d\n", ret); + return ret; + } + + /* The master PHY would power on the slave PHY. */ + if (cfg->is_slave) + return 0; + + mutex_lock(&priv->lock); + if (cfg->bits_per_lane_and_dclk_cycle =3D=3D 7) { + if (cfg->differential_clk_rate < 44000000) + val |=3D M(0x2); + else if (cfg->differential_clk_rate < 90000000) + val |=3D M(0x1); + else + val |=3D M(0x0); + } else { + val =3D NB; + + if (cfg->differential_clk_rate < 32000000) + val |=3D M(0x2); + else if (cfg->differential_clk_rate < 63000000) + val |=3D M(0x1); + else + val |=3D M(0x0); + } + regmap_update_bits(priv->regmap, PHY_CTRL, M_MASK | NB, val); + + /* + * Enable two channels synchronously, + * if the companion PHY is a slave PHY. + */ + if (companion->cfg.is_slave) + val =3D CH_EN(0) | CH_EN(1); + else + val =3D CH_EN(lvds_phy->id); + regmap_write(priv->regmap, PHY_CTRL + REG_SET, val); + + ret =3D regmap_read_poll_timeout(priv->regmap, PHY_STATUS, locked, + locked, PLL_LOCK_SLEEP, + PLL_LOCK_TIMEOUT); + if (ret < 0) { + dev_err(&phy->dev, "failed to get PHY lock: %d\n", ret); + clk_disable_unprepare(priv->phy_ref_clk); + } + mutex_unlock(&priv->lock); + + return ret; +} + +static int mixel_lvds_phy_power_off(struct phy *phy) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct mixel_lvds_phy *lvds_phy =3D phy_get_drvdata(phy); + + mutex_lock(&priv->lock); + regmap_write(priv->regmap, PHY_CTRL + REG_CLR, CH_EN(lvds_phy->id)); + mutex_unlock(&priv->lock); + + clk_disable_unprepare(priv->phy_ref_clk); + + return 0; +} + +static int mixel_lvds_phy_configure(struct phy *phy, + union phy_configure_opts *opts) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct phy_configure_opts_lvds *cfg =3D &opts->lvds; + int ret; + + ret =3D clk_set_rate(priv->phy_ref_clk, cfg->differential_clk_rate); + if (ret) + dev_err(&phy->dev, + "failed to set PHY reference clock rate(%lu): %d\n", + cfg->differential_clk_rate, ret); + + return ret; +} + +/* Assume the master PHY's configuration set is cached first. */ +static int mixel_lvds_phy_check_slave(struct phy *slave_phy) +{ + struct device *dev =3D &slave_phy->dev; + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev->parent); + struct mixel_lvds_phy *slv =3D phy_get_drvdata(slave_phy); + struct mixel_lvds_phy *mst =3D priv->phys[slv->id ^ 1]; + struct phy_configure_opts_lvds *mst_cfg =3D &mst->cfg; + struct phy_configure_opts_lvds *slv_cfg =3D &slv->cfg; + + if (mst_cfg->bits_per_lane_and_dclk_cycle !=3D + slv_cfg->bits_per_lane_and_dclk_cycle) { + dev_err(dev, "number bits mismatch(mst: %u vs slv: %u)\n", + mst_cfg->bits_per_lane_and_dclk_cycle, + slv_cfg->bits_per_lane_and_dclk_cycle); + return -EINVAL; + } + + if (mst_cfg->differential_clk_rate !=3D + slv_cfg->differential_clk_rate) { + dev_err(dev, "dclk rate mismatch(mst: %lu vs slv: %lu)\n", + mst_cfg->differential_clk_rate, + slv_cfg->differential_clk_rate); + return -EINVAL; + } + + if (mst_cfg->lanes !=3D slv_cfg->lanes) { + dev_err(dev, "lanes mismatch(mst: %u vs slv: %u)\n", + mst_cfg->lanes, slv_cfg->lanes); + return -EINVAL; + } + + if (mst_cfg->is_slave =3D=3D slv_cfg->is_slave) { + dev_err(dev, "master PHY is not found\n"); + return -EINVAL; + } + + return 0; +} + +static int mixel_lvds_phy_validate(struct phy *phy, enum phy_mode mode, + int submode, union phy_configure_opts *opts) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(phy->dev.parent); + struct mixel_lvds_phy *lvds_phy =3D phy_get_drvdata(phy); + struct phy_configure_opts_lvds *cfg =3D &opts->lvds; + int ret =3D 0; + + if (mode !=3D PHY_MODE_LVDS) { + dev_err(&phy->dev, "invalid PHY mode(%d)\n", mode); + return -EINVAL; + } + + if (cfg->bits_per_lane_and_dclk_cycle !=3D 7 && + cfg->bits_per_lane_and_dclk_cycle !=3D 10) { + dev_err(&phy->dev, "invalid bits per data lane(%u)\n", + cfg->bits_per_lane_and_dclk_cycle); + return -EINVAL; + } + + if (cfg->lanes !=3D 4 && cfg->lanes !=3D 3) { + dev_err(&phy->dev, "invalid data lanes(%u)\n", cfg->lanes); + return -EINVAL; + } + + if (cfg->differential_clk_rate < MIN_CLKIN_FREQ || + cfg->differential_clk_rate > MAX_CLKIN_FREQ) { + dev_err(&phy->dev, "invalid differential clock rate(%lu)\n", + cfg->differential_clk_rate); + return -EINVAL; + } + + mutex_lock(&priv->lock); + /* cache configuration set of our own for check */ + memcpy(&lvds_phy->cfg, cfg, sizeof(*cfg)); + + if (cfg->is_slave) { + ret =3D mixel_lvds_phy_check_slave(phy); + if (ret) + dev_err(&phy->dev, + "failed to check slave PHY: %d\n", ret); + } + mutex_unlock(&priv->lock); + + return ret; +} + +static const struct phy_ops mixel_lvds_phy_ops =3D { + .init =3D mixel_lvds_phy_init, + .power_on =3D mixel_lvds_phy_power_on, + .power_off =3D mixel_lvds_phy_power_off, + .configure =3D mixel_lvds_phy_configure, + .validate =3D mixel_lvds_phy_validate, + .owner =3D THIS_MODULE, +}; + +static int mixel_lvds_phy_reset(struct device *dev) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + int ret; + + ret =3D pm_runtime_get_sync(dev); + if (ret < 0) { + dev_err(dev, "failed to get PM runtime: %d\n", ret); + return ret; + } + + regmap_write(priv->regmap, PHY_CTRL, CTRL_RESET_VAL); + + ret =3D pm_runtime_put(dev); + if (ret < 0) + dev_err(dev, "failed to put PM runtime: %d\n", ret); + + return ret; +} + +static struct phy *mixel_lvds_phy_xlate(struct device *dev, + struct of_phandle_args *args) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + unsigned int phy_id; + + if (args->args_count !=3D 1) { + dev_err(dev, + "invalid argument number(%d) for 'phys' property\n", + args->args_count); + return ERR_PTR(-EINVAL); + } + + phy_id =3D args->args[0]; + + if (phy_id >=3D PHY_NUM) { + dev_err(dev, "invalid PHY index(%d)\n", phy_id); + return ERR_PTR(-ENODEV); + } + + return priv->phys[phy_id]->phy; +} + +static int mixel_lvds_phy_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct phy_provider *phy_provider; + struct mixel_lvds_phy_priv *priv; + struct mixel_lvds_phy *lvds_phy; + struct phy *phy; + int i; + int ret; + + if (!dev->of_node) + return -ENODEV; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->regmap =3D syscon_node_to_regmap(dev->of_node->parent); + if (IS_ERR(priv->regmap)) + return dev_err_probe(dev, PTR_ERR(priv->regmap), + "failed to get regmap\n"); + + priv->phy_ref_clk =3D devm_clk_get(dev, NULL); + if (IS_ERR(priv->phy_ref_clk)) + return dev_err_probe(dev, PTR_ERR(priv->phy_ref_clk), + "failed to get PHY reference clock\n"); + + mutex_init(&priv->lock); + + dev_set_drvdata(dev, priv); + + pm_runtime_enable(dev); + + ret =3D mixel_lvds_phy_reset(dev); + if (ret) { + dev_err(dev, "failed to do POR reset: %d\n", ret); + return ret; + } + + for (i =3D 0; i < PHY_NUM; i++) { + lvds_phy =3D devm_kzalloc(dev, sizeof(*lvds_phy), GFP_KERNEL); + if (!lvds_phy) { + ret =3D -ENOMEM; + goto err; + } + + phy =3D devm_phy_create(dev, NULL, &mixel_lvds_phy_ops); + if (IS_ERR(phy)) { + ret =3D PTR_ERR(phy); + dev_err(dev, "failed to create PHY for channel%d: %d\n", + i, ret); + goto err; + } + + lvds_phy->phy =3D phy; + lvds_phy->id =3D i; + priv->phys[i] =3D lvds_phy; + + phy_set_drvdata(phy, lvds_phy); + } + + phy_provider =3D devm_of_phy_provider_register(dev, mixel_lvds_phy_xlate); + if (IS_ERR(phy_provider)) { + ret =3D PTR_ERR(phy_provider); + dev_err(dev, "failed to register PHY provider: %d\n", ret); + goto err; + } + + return 0; +err: + pm_runtime_disable(dev); + + return ret; +} + +static int mixel_lvds_phy_remove(struct platform_device *pdev) +{ + pm_runtime_disable(&pdev->dev); + + return 0; +} + +static int __maybe_unused mixel_lvds_phy_runtime_suspend(struct device *de= v) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + + /* power down */ + mutex_lock(&priv->lock); + regmap_write(priv->regmap, PHY_CTRL + REG_SET, PD); + mutex_unlock(&priv->lock); + + return 0; +} + +static int __maybe_unused mixel_lvds_phy_runtime_resume(struct device *dev) +{ + struct mixel_lvds_phy_priv *priv =3D dev_get_drvdata(dev); + + /* power up + control initialization */ + mutex_lock(&priv->lock); + regmap_update_bits(priv->regmap, PHY_CTRL, + CTRL_INIT_MASK | PD, CTRL_INIT_VAL); + mutex_unlock(&priv->lock); + + return 0; +} + +static const struct dev_pm_ops mixel_lvds_phy_pm_ops =3D { + SET_RUNTIME_PM_OPS(mixel_lvds_phy_runtime_suspend, + mixel_lvds_phy_runtime_resume, NULL) +}; + +static const struct of_device_id mixel_lvds_phy_of_match[] =3D { + { .compatible =3D "fsl,imx8qm-lvds-phy" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, mixel_lvds_phy_of_match); + +static struct platform_driver mixel_lvds_phy_driver =3D { + .probe =3D mixel_lvds_phy_probe, + .remove =3D mixel_lvds_phy_remove, + .driver =3D { + .pm =3D &mixel_lvds_phy_pm_ops, + .name =3D "mixel-lvds-phy", + .of_match_table =3D mixel_lvds_phy_of_match, + } +}; +module_platform_driver(mixel_lvds_phy_driver); + +MODULE_DESCRIPTION("Mixel LVDS PHY driver"); +MODULE_AUTHOR("Liu Ying "); +MODULE_LICENSE("GPL"); --=20 2.25.1