From nobody Sat Sep 21 21:21:02 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 559B9C433EF for ; Sun, 19 Jun 2022 11:33:47 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236623AbiFSLdq (ORCPT ); Sun, 19 Jun 2022 07:33:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58016 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234542AbiFSLdn (ORCPT ); Sun, 19 Jun 2022 07:33:43 -0400 Received: from mail-ej1-x635.google.com (mail-ej1-x635.google.com [IPv6:2a00:1450:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0EA6211A1F for ; Sun, 19 Jun 2022 04:33:42 -0700 (PDT) Received: by mail-ej1-x635.google.com with SMTP id gl15so16228332ejb.4 for ; Sun, 19 Jun 2022 04:33:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=gzwSi26kgANkAlEKRYap+NCAHJ4FDv7RKV3gyml+oZ4=; b=N9NJrcZmpbNRtbzmrOSzC1g43nYZgHUHXO56Y++wJZFbMETQIcwn5PETLkGyKacdd/ lP1ZhkybqL9/QbWtrPGH2yfuAych0rl/ZawKiN5b4NFcynGLUfXRFYTk/uyJKGcaHNiS rZ3ROqtYVCDXd4Lrfy0QvHYKibbJR/alnubrTin0m0wLPZPF583hjS5pvzUKe+wF55Nv XjTt5HR1IBEhs5gSs2EsGSvJDddP5mGrV5jlunrE9O1VD5xQKCE43Yoe264bSt1qz6zB nfohJrrxpgc0i/NdaJRVNCQfCQjaknKDNRMtFWRA9gHZpxZWbqN1o1dUVV9VXgUyd6Ll Msow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=gzwSi26kgANkAlEKRYap+NCAHJ4FDv7RKV3gyml+oZ4=; b=ZGg2NG2Sbk/eVJ5O3OH8VOoBOVGG70xJsN8INRRNNEDhxjFG5zN9kXpPb9Wg/5gphB uGjhnAxX5KZzlVF4JNnC94Swj99lXAr6OhXbWB7EgXpbBEz/ApywVgQ41ABZKYNttc1s IaZZGnNO5TPmy8gbx3j9TUpCMzy7OBex0rHLOyV5fMVyJ8O6zbxVaqa1KFszA4K+bFM9 /Dtidr3NvWYCg0OsFlrnyzw2GrMvElF+nHY5L+FxZTnjUM+UdBzj/X+bI+S69L2y/vnC J8IOipmIl2u+GmBejXMb/S0TOPKju8E9IxumUyuKQQcSMpH/dr+gbaU4OvjF6BcGaoDc VAFw== X-Gm-Message-State: AJIora+nS8GtR70UXc9CgyLshlaXYTzUv4tvPyocrW7nzo5f0nO4wJLj iD/kolqeJ21R8R0/E98/QQnDZA== X-Google-Smtp-Source: AGRyM1tWBL6BXlRJ8aXxuhVL2aUBW7hRs6lbszHJQK6AclrQOieohBjws/JXHuhaxFHX/fk3lbHu2g== X-Received: by 2002:a17:907:1b20:b0:6da:649b:d99e with SMTP id mp32-20020a1709071b2000b006da649bd99emr16482762ejc.712.1655638420564; Sun, 19 Jun 2022 04:33:40 -0700 (PDT) Received: from localhost.localdomain (xdsl-188-155-176-92.adslplus.ch. [188.155.176.92]) by smtp.gmail.com with ESMTPSA id m10-20020a056402430a00b0042cf43e1937sm7949927edc.75.2022.06.19.04.33.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 19 Jun 2022 04:33:39 -0700 (PDT) From: Krzysztof Kozlowski To: Chunfeng Yun , Kishon Vijay Abraham I , Vinod Koul , Rob Herring , Krzysztof Kozlowski , Anurag Kumar Vulisha , Laurent Pinchart , Michal Simek , Matthias Brugger , linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Anderson , Krzysztof Kozlowski Subject: [PATCH] dt-bindings: phy: make phy-cells description a text Date: Sun, 19 Jun 2022 13:33:25 +0200 Message-Id: <20220619113325.21396-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The description field is a string, so using YAML inside phy-cells description is not actually helpful. Make it a proper text. Signed-off-by: Krzysztof Kozlowski --- .../bindings/phy/mediatek,tphy.yaml | 14 ++++---- .../bindings/phy/mediatek,xsphy.yaml | 10 +++--- .../bindings/phy/xlnx,zynqmp-psgtr.yaml | 32 ++++++++----------- 3 files changed, 23 insertions(+), 33 deletions(-) diff --git a/Documentation/devicetree/bindings/phy/mediatek,tphy.yaml b/Doc= umentation/devicetree/bindings/phy/mediatek,tphy.yaml index 4b638c1d4221..bd0e4c4915ed 100644 --- a/Documentation/devicetree/bindings/phy/mediatek,tphy.yaml +++ b/Documentation/devicetree/bindings/phy/mediatek,tphy.yaml @@ -154,14 +154,12 @@ patternProperties: "#phy-cells": const: 1 description: | - The cells contain the following arguments. - - - description: The PHY type - enum: - - PHY_TYPE_USB2 - - PHY_TYPE_USB3 - - PHY_TYPE_PCIE - - PHY_TYPE_SATA + The cells contain the following arguments:: + - The PHY type:: + - PHY_TYPE_USB2 + - PHY_TYPE_USB3 + - PHY_TYPE_PCIE + - PHY_TYPE_SATA =20 nvmem-cells: items: diff --git a/Documentation/devicetree/bindings/phy/mediatek,xsphy.yaml b/Do= cumentation/devicetree/bindings/phy/mediatek,xsphy.yaml index 598fd2b95c29..7262b8e184e2 100644 --- a/Documentation/devicetree/bindings/phy/mediatek,xsphy.yaml +++ b/Documentation/devicetree/bindings/phy/mediatek,xsphy.yaml @@ -100,12 +100,10 @@ patternProperties: "#phy-cells": const: 1 description: | - The cells contain the following arguments. - - - description: The PHY type - enum: - - PHY_TYPE_USB2 - - PHY_TYPE_USB3 + The cells contain the following arguments:: + - The PHY type:: + - PHY_TYPE_USB2 + - PHY_TYPE_USB3 =20 # The following optional vendor properties are only for debug or HQA= test mediatek,eye-src: diff --git a/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml b= /Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml index 79906519c652..7083eddb467c 100644 --- a/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml +++ b/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml @@ -18,25 +18,19 @@ properties: "#phy-cells": const: 4 description: | - The cells contain the following arguments. - - - description: The GTR lane - minimum: 0 - maximum: 3 - - description: The PHY type - enum: - - PHY_TYPE_DP - - PHY_TYPE_PCIE - - PHY_TYPE_SATA - - PHY_TYPE_SGMII - - PHY_TYPE_USB3 - - description: The PHY instance - minimum: 0 - maximum: 1 # for DP, SATA or USB - maximum: 3 # for PCIE or SGMII - - description: The reference clock number - minimum: 0 - maximum: 3 + The cells contain the following arguments:: + - The GTR lane (minimum:: 0, maximum:: 3) + - The PHY type:: + - PHY_TYPE_DP + - PHY_TYPE_PCIE + - PHY_TYPE_SATA + - PHY_TYPE_SGMII + - PHY_TYPE_USB3 + - The PHY instance:: + minimum:: 0 + maximum:: 1 # for DP, SATA or USB + maximum:: 3 # for PCIE or SGMII + - The reference clock number (minimum:: 0, maximum:: 3) =20 compatible: enum: --=20 2.34.1