From nobody Sun May 5 00:53:16 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 99218C433EF for ; Mon, 23 May 2022 10:01:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233758AbiEWKBW (ORCPT ); Mon, 23 May 2022 06:01:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34972 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233664AbiEWKBR (ORCPT ); Mon, 23 May 2022 06:01:17 -0400 Received: from alexa-out-sd-02.qualcomm.com (alexa-out-sd-02.qualcomm.com [199.106.114.39]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5E477E63; Mon, 23 May 2022 03:01:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1653300076; x=1684836076; h=from:to:cc:subject:date:message-id:mime-version; bh=H8dvUUQPrPiU5MNJ9HOR3T88IT8EbdlK5lILf5Y1wJA=; b=jtKsQA8QpG8cabEwoDLQAAILIlphWouYLAX1i+JjmSo6A1WMorF5L/IN uF1ENm9zz2IRlIaSrrNadJzBGUrpFqXLYyOVg9ANnZ/sA13bud4Zuo5pu wP9Bz3TkX3/YL+reN0d4+N2PJuAelJmFuNXLSO4eqSSadZYejmLfp/wbx c=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-02.qualcomm.com with ESMTP; 23 May 2022 03:01:16 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg05-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 23 May 2022 03:01:15 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Mon, 23 May 2022 03:01:15 -0700 Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Mon, 23 May 2022 03:01:12 -0700 From: Taniya Das To: Rob Herring , Bjorn Andersson CC: Douglas Anderson , Stephen Boyd , Andy Gross , , , , Taniya Das Subject: [PATCH v5] arm64: dts: qcom: sc7280: Add lpasscore & lpassaudio clock controllers Date: Mon, 23 May 2022 15:30:58 +0530 Message-ID: <20220523100058.26241-1-quic_tdas@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the low pass audio clock controller device nodes. Keep the lpasscc clock node disabled and enabled for lpass pil based devices. Signed-off-by: Taniya Das Reported-by: kernel test robot --- [v5] * Update the lpasscore phandle as 'lpass_core' for consistency. [v4] * Mark lpasscc[lpasscc@3000000] device node as "disabled". [v3] * Fix unwanted extra spaces in reg property. * Fix lpass_aon node clock phandle <&lpasscc> to <&lpasscore> arch/arm64/boot/dts/qcom/sc7280.dtsi | 44 ++++++++++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qco= m/sc7280.dtsi index f0b64be63c21..2c5be0266d38 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -8,6 +8,8 @@ #include #include #include +#include +#include #include #include #include @@ -1978,6 +1980,48 @@ clocks =3D <&gcc GCC_CFG_NOC_LPASS_CLK>; clock-names =3D "iface"; #clock-cells =3D <1>; + status =3D "disabled"; + }; + + lpass_audiocc: clock-controller@3300000 { + compatible =3D "qcom,sc7280-lpassaudiocc"; + reg =3D <0 0x03300000 0 0x30000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>, + <&lpass_aon LPASS_AON_CC_MAIN_RCG_CLK_SRC>; + clock-names =3D "bi_tcxo", "lpass_aon_cc_main_rcg_clk_src"; + power-domains =3D <&lpass_aon LPASS_AON_CC_LPASS_AUDIO_HM_GDSC>; + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + lpass_aon: clock-controller@3380000 { + compatible =3D "qcom,sc7280-lpassaoncc"; + reg =3D <0 0x03380000 0 0x30000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>, + <&rpmhcc RPMH_CXO_CLK_A>, + <&lpass_core LPASS_CORE_CC_CORE_CLK>; + clock-names =3D "bi_tcxo", "bi_tcxo_ao", "iface"; + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + lpass_core: clock-controller@3900000 { + compatible =3D "qcom,sc7280-lpasscorecc"; + reg =3D <0 0x03900000 0 0x50000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "bi_tcxo"; + power-domains =3D <&lpass_hm LPASS_CORE_CC_LPASS_CORE_HM_GDSC>; + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + lpass_hm: clock-controller@3c00000 { + compatible =3D "qcom,sc7280-lpasshm"; + reg =3D <0 0x3c00000 0 0x28>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "bi_tcxo"; + #clock-cells =3D <1>; + #power-domain-cells =3D <1>; }; lpass_ag_noc: interconnect@3c40000 { -- 2.17.1