From nobody Thu May 7 22:25:34 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7C2A7C433F5 for ; Tue, 17 May 2022 14:14:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1348576AbiEQOOm (ORCPT ); Tue, 17 May 2022 10:14:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39702 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235171AbiEQOOj (ORCPT ); Tue, 17 May 2022 10:14:39 -0400 Received: from smtp-relay-internal-0.canonical.com (smtp-relay-internal-0.canonical.com [185.125.188.122]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 455E94F446 for ; Tue, 17 May 2022 07:14:38 -0700 (PDT) Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 04E8F3F32C for ; Tue, 17 May 2022 14:14:37 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1652796877; bh=A4tif2oeOiGZ9imun85v7GxeMQf4jXcTSTh0npKa1q8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=NDR5necBD82xdjupd4XX8/56kxM7joDrst9u6Ei02eB/eLoScFg22d8tBCDuwjffQ jidxdOAtpla1gh8vIuS9LQrN9BUF17P7ysnNA9eZUX/rqmKmc3VntVSZYuFdfP9bE/ vrqMaMq8MxZ2ltRSspOQO3aFOlNegBeNaUnnWYkXDJmKSG8DX0oaCPOw0GGcMOBDvD AMf8S1xdxS2+dFh8TMNjJ9x4VnIMs3f1E5TqYU3/St249xrSZ8ZYWuywxLIeNKjZUG 0xS2RS+SgPwZL49YY/ydG1HGO8oEB8bslXsNT3ICfKN4+z8BXzRKwDfV+GrFZIgt+L XvwUJJyv9YA8Q== Received: by mail-ej1-f70.google.com with SMTP id jx8-20020a170906ca4800b006f88b28f2f6so7444865ejb.11 for ; Tue, 17 May 2022 07:14:37 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=A4tif2oeOiGZ9imun85v7GxeMQf4jXcTSTh0npKa1q8=; b=637VuI8oqJArVaA2nXutnKz7xHS8OTL+Kod3OEn7C8Uuo6UkKLDOTu6nIqlYSsoQMe ltRjIu06QNGKiVsOtgLnZtyU/sHS/XcENYwf/Bj5fuaKfsO1y5xkWBLe/J6i1jNTbaRX FvtAFRCWZ0VOCM9a5JpPO3D5Wt3DKNu4pVLy8ZnxwpSjaAsc00gUzSpKzfOhaZJ9xgAK r7/dykJnSGxsRTxAMB+FjCy2a4RnwAZjLfIpyUve7N+WKvJnT21aE0kjVv2e+ZU5kMgQ 2RBjntGtv/aJ8qTTzppeMQk3lbo5YCBJ+h6ExHr0EsAeZalNUeGQfhSY6iDZ56wa1vmr IFSg== X-Gm-Message-State: AOAM531zWyNaPLUlksbBlHvw5Ic12q8qz2JTEonoaRWztzoVCW4hy857 8QSHPnMe2RmGLwYfI+7SvCidGXCUuRB7z66li0Si8m8FF+TbElpz0MCGaeFTYh974PExRLyl08I TiechsOY6UAK6HVyE8XzDffHsa1Qy3V1JM4i/YAyfDA== X-Received: by 2002:aa7:c3d2:0:b0:42a:b39d:b30c with SMTP id l18-20020aa7c3d2000000b0042ab39db30cmr10650517edr.368.1652796876712; Tue, 17 May 2022 07:14:36 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwcFmT2bwAJvi5wGkShAFw0mg0nOBEWTIrotAppzC53+6Xd62jlbuqdJpzMa+vDlkhQ/CdUNw== X-Received: by 2002:aa7:c3d2:0:b0:42a:b39d:b30c with SMTP id l18-20020aa7c3d2000000b0042ab39db30cmr10650488edr.368.1652796876505; Tue, 17 May 2022 07:14:36 -0700 (PDT) Received: from gollum.fritz.box ([194.191.244.86]) by smtp.gmail.com with ESMTPSA id em9-20020a170907288900b006f3ef214e4fsm1079265ejc.181.2022.05.17.07.14.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 07:14:36 -0700 (PDT) From: Juerg Haefliger X-Google-Original-From: Juerg Haefliger To: linux@armlinux.org.uk, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Juerg Haefliger Subject: [PATCH 1/3] ARM: Kconfig: Fix indentation and add comments Date: Tue, 17 May 2022 16:14:22 +0200 Message-Id: <20220517141424.331759-2-juergh@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220517141424.331759-1-juergh@canonical.com> References: <20220517141424.331759-1-juergh@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The convention for indentation seems to be a single tab. Help text is further indented by an additional two whitespaces. Fix the lines that violate these rules. While add it, add trailing comments to endif and endmenu statements for better readability. Signed-off-by: Juerg Haefliger --- arch/arm/Kconfig | 38 +++++++++++++++++++------------------- 1 file changed, 19 insertions(+), 19 deletions(-) diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 2e8091e2d8a8..912716c99c82 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -181,7 +181,7 @@ config ARM_DMA_IOMMU_ALIGNMENT specified order. The order is expressed as a power of two multiplied by the PAGE_SIZE. =20 -endif +endif # ARM_DMA_USE_IOMMU =20 config SYS_SUPPORTS_APM_EMULATION bool @@ -549,7 +549,7 @@ config ARCH_MULTI_CPU_AUTO def_bool !(ARCH_MULTI_V4 || ARCH_MULTI_V4T || ARCH_MULTI_V6_V7) select ARCH_MULTI_V5 =20 -endmenu +endmenu # "Multiple platform selection" =20 config ARCH_VIRT bool "Dummy Virtual Machine" @@ -771,7 +771,7 @@ config IWMMXT =20 if !MMU source "arch/arm/Kconfig-nommu" -endif +endif # !MMU =20 config PJ4B_ERRATA_4742 bool "PJ4B Errata 4742: IDLE Wake Up Commands can Cause the CPU Core to C= ease Operation" @@ -973,14 +973,14 @@ config ARM_ERRATA_764369 in the diagnostic control register of the SCU. =20 config ARM_ERRATA_775420 - bool "ARM errata: A data cache maintenance operation which aborts, = might lead to deadlock" - depends on CPU_V7 - help - This option enables the workaround for the 775420 Cortex-A9 (r2p2, - r2p6,r2p8,r2p10,r3p0) erratum. In case a data cache maintenance - operation aborts with MMU exception, it might cause the processor - to deadlock. This workaround puts DSB before executing ISB if - an abort may occur on cache maintenance. + bool "ARM errata: A data cache maintenance operation which aborts, might = lead to deadlock" + depends on CPU_V7 + help + This option enables the workaround for the 775420 Cortex-A9 (r2p2, + r2p6,r2p8,r2p10,r3p0) erratum. In case a data cache maintenance + operation aborts with MMU exception, it might cause the processor + to deadlock. This workaround puts DSB before executing ISB if + an abort may occur on cache maintenance. =20 config ARM_ERRATA_798181 bool "ARM errata: TLBI/DSB failure on Cortex-A15" @@ -1073,7 +1073,7 @@ config ARM_ERRATA_857272 config option from the A12 erratum due to the way errata are checked for and handled. =20 -endmenu +endmenu # "System Type" =20 source "arch/arm/common/Kconfig" =20 @@ -1115,7 +1115,7 @@ config ARM_ERRATA_814220 This ERRATA only affected the Cortex-A7 and present in r0p2, r0p3, r0p4, r0p5. =20 -endmenu +endmenu # "Bus support" =20 menu "Kernel Features" =20 @@ -1631,7 +1631,7 @@ config STACKPROTECTOR_PER_TASK Enable this option to switch to a different method that uses a different canary value for each task. =20 -endmenu +endmenu # "Kernel Features" =20 menu "Boot options" =20 @@ -1903,7 +1903,7 @@ config DMI firmware need to be enabled. This would require the DMI subsystem to be enabled much earlier than we do on ARM, which is non-trivial. =20 -endmenu +endmenu # "Boot options" =20 menu "CPU Power Management" =20 @@ -1911,7 +1911,7 @@ source "drivers/cpufreq/Kconfig" =20 source "drivers/cpuidle/Kconfig" =20 -endmenu +endmenu # "CPU Power Management" =20 menu "Floating point emulation" =20 @@ -1985,7 +1985,7 @@ config KERNEL_MODE_NEON help Say Y to include support for NEON in kernel mode. =20 -endmenu +endmenu # "Floating point emulation" =20 menu "Power management options" =20 @@ -2005,10 +2005,10 @@ config ARCH_HIBERNATION_POSSIBLE depends on MMU default y if ARCH_SUSPEND_POSSIBLE =20 -endmenu +endmenu # "Power management options" =20 if CRYPTO source "arch/arm/crypto/Kconfig" -endif +endif # CRYPTO =20 source "arch/arm/Kconfig.assembler" --=20 2.32.0 From nobody Thu May 7 22:25:34 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id A9403C433F5 for ; Tue, 17 May 2022 14:15:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1348660AbiEQOPB (ORCPT ); Tue, 17 May 2022 10:15:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39736 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1348573AbiEQOOm (ORCPT ); Tue, 17 May 2022 10:14:42 -0400 Received: from smtp-relay-internal-1.canonical.com (smtp-relay-internal-1.canonical.com [185.125.188.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6B9444F465 for ; Tue, 17 May 2022 07:14:41 -0700 (PDT) Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 2F1A33FFDF for ; Tue, 17 May 2022 14:14:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1652796878; bh=KxRTaich0O2KIIuAv3r2jsA/7lZGy5FS+krvU/fZK3E=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Oe6MlVXPPKej0XXykOn+tFyktDc2xs4FfivyFsX/oyradvfEQVX8aWMP941QSaqwU UMGMFzQ3KiH5g2d+d4PYfe5T2iu0d5C8P9+sarZ4Qkp2jQAw40Om0a+lnHOHv1oUyl W8YOM7VRfvQUZcSoYVf4qlxDflyny/jUeeOVCkT7QLlx/WvBiz28Jdcc7OBy1TXk15 hP+rHXIqSuZdH+Hpa2Tz3A5bu7xqd+5ciXYVUJCr1a7aiyH5GR0tjIQk4tgoYK03td Ri282/wu64MFkASDM8tgNZX57pMIStUak0JX/3l8UGvNVPh+rA89RaVEtWPk9FVH/F cNnmU9qK+qlPA== Received: by mail-ej1-f70.google.com with SMTP id p7-20020a170906614700b006f87f866117so7421687ejl.21 for ; Tue, 17 May 2022 07:14:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=KxRTaich0O2KIIuAv3r2jsA/7lZGy5FS+krvU/fZK3E=; b=rzRX92JsqaHGeqfTACWrTQprf7mIK9HKczsXHce2FqiFSWkmbdOQiD6BCKYALZV8/3 luaHVSYoYoPiIWAofKth1wsYfIVf0PxhqGY+2rETGqbimgvlHxgLZw7RjDs5GmSJwKpH Lh1QKo8e51y2NjsAeVxjnBEY4QgLRwYqzF4P2J7WPvINc54HnVR0QAvkO+FiirbhVRVw FhuM1KsG0DW6JLQaUc25YYARXE/+c9cbuoTy/EjdrMDJsiPjeoGSISZMdRtaoPQuoJov 6PIi5ivfCidf3CtualViNxA1h/iXrh/cfea61JfvYHZmVCTKw+7ZcMds58Q+ttWIIvS1 TSbw== X-Gm-Message-State: AOAM533DZTN3Tow/StyLws5HnL9R5C8oYuooFGbG16Fu66l5JEo2GKDl qHvinth/vAPSL3p1u6IN8AvUBDB5o16Gcg2BOwgH/s6MhqN4JZ3y6C4bFrkLj480pP96nHAyUOw /XnP94ZGh/SNZ5mpKOoFdqAjtN1PaQfUAbnyKzj0vuw== X-Received: by 2002:a05:6402:51d2:b0:428:48d0:5d05 with SMTP id r18-20020a05640251d200b0042848d05d05mr19326215edd.28.1652796877961; Tue, 17 May 2022 07:14:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzk8sMv2nKtt1yah+PpAN8hDgpc38foAdJDRPgHukEgDHoJhEw2QSDxpQjX2ftrDD66xEg2gw== X-Received: by 2002:a05:6402:51d2:b0:428:48d0:5d05 with SMTP id r18-20020a05640251d200b0042848d05d05mr19326201edd.28.1652796877809; Tue, 17 May 2022 07:14:37 -0700 (PDT) Received: from gollum.fritz.box ([194.191.244.86]) by smtp.gmail.com with ESMTPSA id em9-20020a170907288900b006f3ef214e4fsm1079265ejc.181.2022.05.17.07.14.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 07:14:36 -0700 (PDT) From: Juerg Haefliger X-Google-Original-From: Juerg Haefliger To: linux@armlinux.org.uk, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Juerg Haefliger Subject: [PATCH 2/3] ARM: Kconfig-nommu: Fix indentation and quotes Date: Tue, 17 May 2022 16:14:23 +0200 Message-Id: <20220517141424.331759-3-juergh@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220517141424.331759-1-juergh@canonical.com> References: <20220517141424.331759-1-juergh@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The convention for indentation seems to be a single tab. Help text is further indented by an additional two whitespaces. Fix the lines that violate these rules. While add it, replace single quotes with double-quotes. Signed-off-by: Juerg Haefliger --- arch/arm/Kconfig-nommu | 34 +++++++++++++++++----------------- 1 file changed, 17 insertions(+), 17 deletions(-) diff --git a/arch/arm/Kconfig-nommu b/arch/arm/Kconfig-nommu index 36c80d3dd93f..5bc1b6d6526b 100644 --- a/arch/arm/Kconfig-nommu +++ b/arch/arm/Kconfig-nommu @@ -7,29 +7,29 @@ config SET_MEM_PARAM bool "Set flash/sdram size and base addr" help - Say Y to manually set the base addresses and sizes. - otherwise, the default values are assigned. + Say Y to manually set the base addresses and sizes. + otherwise, the default values are assigned. =20 config DRAM_BASE - hex '(S)DRAM Base Address' if SET_MEM_PARAM + hex "(S)DRAM Base Address" if SET_MEM_PARAM default 0x00800000 =20 config DRAM_SIZE - hex '(S)DRAM SIZE' if SET_MEM_PARAM + hex "(S)DRAM SIZE" if SET_MEM_PARAM default 0x00800000 =20 config FLASH_MEM_BASE - hex 'FLASH Base Address' if SET_MEM_PARAM + hex "FLASH Base Address" if SET_MEM_PARAM depends on CPU_ARM740T || CPU_ARM946E || CPU_ARM940T default 0x00400000 =20 config FLASH_SIZE - hex 'FLASH Size' if SET_MEM_PARAM + hex "FLASH Size" if SET_MEM_PARAM depends on CPU_ARM740T || CPU_ARM946E || CPU_ARM940T default 0x00400000 =20 config PROCESSOR_ID - hex 'Hard wire the processor ID' + hex "Hard wire the processor ID" default 0x00007700 depends on !(CPU_CP15 || CPU_V7M) help @@ -37,7 +37,7 @@ config PROCESSOR_ID used instead of the auto-probing which utilizes the register. =20 config REMAP_VECTORS_TO_RAM - bool 'Install vectors to the beginning of RAM' + bool "Install vectors to the beginning of RAM" help The kernel needs to change the hardware exception vectors. In nommu mode, the hardware exception vectors are normally @@ -54,13 +54,13 @@ config REMAP_VECTORS_TO_RAM the writable versions located at DRAM_BASE. =20 config ARM_MPU - bool 'Use the ARM v7 PMSA Compliant MPU' - depends on CPU_V7 || CPU_V7M - default y if CPU_V7 - help - Some ARM systems without an MMU have instead a Memory Protection - Unit (MPU) that defines the type and permissions for regions of - memory. + bool "Use the ARM v7 PMSA Compliant MPU" + depends on CPU_V7 || CPU_V7M + default y if CPU_V7 + help + Some ARM systems without an MMU have instead a Memory Protection + Unit (MPU) that defines the type and permissions for regions of + memory. =20 - If your CPU has an MPU then you should choose 'y' here unless you - know that you do not want to use the MPU. + If your CPU has an MPU then you should choose 'y' here unless you + know that you do not want to use the MPU. --=20 2.32.0 From nobody Thu May 7 22:25:34 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 60C56C433EF for ; Tue, 17 May 2022 14:14:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1348617AbiEQOO5 (ORCPT ); Tue, 17 May 2022 10:14:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39720 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1348567AbiEQOOl (ORCPT ); Tue, 17 May 2022 10:14:41 -0400 Received: from smtp-relay-internal-0.canonical.com (smtp-relay-internal-0.canonical.com [185.125.188.122]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6CE094F446 for ; Tue, 17 May 2022 07:14:40 -0700 (PDT) Received: from mail-ej1-f70.google.com (mail-ej1-f70.google.com [209.85.218.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 37A7F3F5EF for ; Tue, 17 May 2022 14:14:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1652796879; bh=KRqMU95ectLf1biwXZ9JbXYqJSOfFsXEinRiaScCjPk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=F2+PNAsC7Wv0ddjsw9XdCptQs31u6bTdrbH/JZPb+oJgr6wmsgVCWk3pxq2fK3Oaq 2pKhLUSbueLly1mvEYUQf9waT8tlZ/C6mUJCgAYbixkbrLOhnaUr49gu4rUf6g8iAR nNHz2M3ZY3lHnSCsTd+cqiPtHmZC7dV6PNtMSzvY/fBwm0BFMdTtWPIPik8Z/rPoIK 3+758QQfRO7jFXYMGCEMUB6k2p4umU7M7Gh+MJ2/pTKvWkS+Tj54w2KMNUefpcYYKr eWgp/uYEnyvjlNeQY7thhHqAdw7Xgr+FwlvvSNk2QUgfJCBN47tCfLjvsE9l28l/+k yAdqoSe+6zj7Q== Received: by mail-ej1-f70.google.com with SMTP id nb10-20020a1709071c8a00b006e8f89863ceso7455851ejc.18 for ; Tue, 17 May 2022 07:14:39 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=KRqMU95ectLf1biwXZ9JbXYqJSOfFsXEinRiaScCjPk=; b=19D0gStBrazDPn2HFv/FWqJ9e2sq1Ghhq0jvgg3gL8n4HSrugVl9Cm2dGbHJBCm555 f+F3R8YHM2FQSMhDtOZMTrGkpHXbno+ezZCE607WZCCTWfvTncVtQJ3D4q6srLftRrpb zpoYQBQWuwxiRdZ1TJLl3dS6V9tOU38jsF9qZmRP/8Uk1o7N0qbAmR2wh6yLHfYEK2SA Z4ssIpewTw/C83LWNwxdpUoTTIy9BJ+BjOHVMCgRLG1CA8h4MBPE9godRf2xIJJ7W74T CsqtPg4wpj0k+a88bkOYEipT2/RuGSn8b71lFZty6oyJtlwOk//IYUU5lOqQo2Z2Zkx7 vqpA== X-Gm-Message-State: AOAM532hce8a+dM/dOM7klTKh3/OT9RfQ70gdxw/jeY7b3quD7CLTdi5 HRjO0Fk/xqPLYCTVE+QjMWN/NzQcVICPygWf6zkNlq8iWD77Jb2+HTZBVZtq6Yg5jOIovqodmCm ++vaddV3gtVuwdhiMQOrI/DAsPooDcfWtWNlhMq/dKw== X-Received: by 2002:a05:6402:331a:b0:42a:cbcc:dd53 with SMTP id e26-20020a056402331a00b0042acbccdd53mr2568831eda.8.1652796879031; Tue, 17 May 2022 07:14:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwxKdjqKHc+dVjB63y1xSh3CuNvjTb9+wICuNc56GAq0XqWnVjVqv54Uo5uY7nBvnZzMGp7wg== X-Received: by 2002:a05:6402:331a:b0:42a:cbcc:dd53 with SMTP id e26-20020a056402331a00b0042acbccdd53mr2568801eda.8.1652796878822; Tue, 17 May 2022 07:14:38 -0700 (PDT) Received: from gollum.fritz.box ([194.191.244.86]) by smtp.gmail.com with ESMTPSA id em9-20020a170907288900b006f3ef214e4fsm1079265ejc.181.2022.05.17.07.14.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 07:14:38 -0700 (PDT) From: Juerg Haefliger X-Google-Original-From: Juerg Haefliger To: linux@armlinux.org.uk, linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Juerg Haefliger Subject: [PATCH 3/3] ARM: Kconfig.debug: Fix indentation Date: Tue, 17 May 2022 16:14:24 +0200 Message-Id: <20220517141424.331759-4-juergh@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220517141424.331759-1-juergh@canonical.com> References: <20220517141424.331759-1-juergh@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The convention for indentation seems to be a single tab. Help text is further indented by an additional two whitespaces. Fix the lines that violate these rules. Signed-off-by: Juerg Haefliger --- arch/arm/Kconfig.debug | 35 +++++++++++++++++------------------ 1 file changed, 17 insertions(+), 18 deletions(-) diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug index 0c9497d549e3..4b00b1fd9ab3 100644 --- a/arch/arm/Kconfig.debug +++ b/arch/arm/Kconfig.debug @@ -22,28 +22,28 @@ config DEBUG_WX depends on MMU select ARM_PTDUMP_CORE help - Generate a warning if any W+X mappings are found at boot. + Generate a warning if any W+X mappings are found at boot. =20 - This is useful for discovering cases where the kernel is leaving - W+X mappings after applying NX, as such mappings are a security risk. + This is useful for discovering cases where the kernel is leaving + W+X mappings after applying NX, as such mappings are a security risk. =20 - Look for a message in dmesg output like this: + Look for a message in dmesg output like this: =20 - arm/mm: Checked W+X mappings: passed, no W+X pages found. + arm/mm: Checked W+X mappings: passed, no W+X pages found. =20 - or like this, if the check failed: + or like this, if the check failed: =20 - arm/mm: Checked W+X mappings: FAILED, W+X pages found. + arm/mm: Checked W+X mappings: FAILED, W+X pages found. =20 - Note that even if the check fails, your kernel is possibly - still fine, as W+X mappings are not a security hole in - themselves, what they do is that they make the exploitation - of other unfixed kernel bugs easier. + Note that even if the check fails, your kernel is possibly + still fine, as W+X mappings are not a security hole in + themselves, what they do is that they make the exploitation + of other unfixed kernel bugs easier. =20 - There is no runtime or memory usage effect of this option - once the kernel has booted up - it's a one time check. + There is no runtime or memory usage effect of this option + once the kernel has booted up - it's a one time check. =20 - If in doubt, say "Y". + If in doubt, say "Y". =20 choice prompt "Choose kernel unwinder" @@ -293,7 +293,7 @@ choice select DEBUG_UART_8250 help Say Y here if you want the debug print routines to direct - their output to the CNS3xxx UART0. + their output to the CNS3xxx UART0. =20 config DEBUG_DAVINCI_DA8XX_UART1 bool "Kernel low-level debugging on DaVinci DA8XX using UART1" @@ -847,7 +847,7 @@ choice select DEBUG_UART_8250 help Say Y here if you want kernel low-level debugging support - on Rockchip RV1108 based platforms. + on Rockchip RV1108 based platforms. =20 config DEBUG_RV1108_UART1 bool "Kernel low-level debugging messages via Rockchip RV1108 UART1" @@ -1724,7 +1724,7 @@ config DEBUG_UART_PHYS default 0xffffee00 if DEBUG_AT91_SAM9263_DBGU default 0xfffff200 if DEBUG_AT91_RM9200_DBGU depends on ARCH_EP93XX || \ - DEBUG_LL_UART_8250 || DEBUG_LL_UART_PL01X || \ + DEBUG_LL_UART_8250 || DEBUG_LL_UART_PL01X || \ DEBUG_UART_8250 || DEBUG_UART_PL01X || DEBUG_MESON_UARTAO || \ DEBUG_QCOM_UARTDM || DEBUG_R7S72100_SCIF2 || \ DEBUG_R7S9210_SCIF2 || DEBUG_R7S9210_SCIF4 || \ @@ -1895,7 +1895,6 @@ config DEBUG_UNCOMPRESS When this option is set, the selected DEBUG_LL output method will be re-used for normal decompressor output on multiplatform kernels. - =20 =20 config UNCOMPRESS_INCLUDE string --=20 2.32.0