From nobody Fri May 8 05:17:33 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9A23DC433F5 for ; Tue, 10 May 2022 09:38:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238999AbiEJJmR (ORCPT ); Tue, 10 May 2022 05:42:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34754 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238987AbiEJJmG (ORCPT ); Tue, 10 May 2022 05:42:06 -0400 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2045.outbound.protection.outlook.com [40.107.22.45]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AAD68369CD; Tue, 10 May 2022 02:38:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=d73XO11cAr/+JgVpka0AaqNscgWLnzXedBHzvdCcpYQZe61QNlbrhgNsf6iQRdTljdBstAuHNXlA+9ClrNuUdZSitCwVPGzpp7h4uS8uYcKH+hFNCHPwJ/YQKT4FhipkeiyJ+PrpNqJDX9G1joHC2Y85uI8rPwa12FjMrTZZpeWcbegwi+J9eyNLLhsbw32cPHPiYspLhl0xPEPliMyaLD6DCDrxpGb/uw443Db2QZs7iXiVBD2572Lo7Z576fP30rLjubyIOCatO8xmhOOEW71sq6cTXi7fLDDB7d2RFsZhE/TmA6fV/UZ/Yd7mbl6J/9AoMuwLsI6DE2PKu+Uo6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LfQqfowH4cATdg5QQ3Gzb596kLpXJEVflCBCrw9fjMM=; b=bABm21nqHjC1i4bWMRb24lp23OnNx+VxDz50nJ8vI/MAe6bTTPty6V4zTH5DsnC647IXeidFHWCc/MygLoqsWXB8h6VnisrnSa+u6NCS/ZoAr/Rpz89SqnZ1HHK/JFjCvHeReu0rQUAdJ541u8zMZbNMvVXVQ5GEWhKc74GxxxeZ6q7zlimwaLxRWJt2DcYFfZ89hU6pUaymkoz+0nppHohwZqHjW2rXO5AI8sdxE+HUX1a2/7+X1/DuITtPcTjwF55jfHn3Zv7E5PTk2fdoN9PhQfWiHxmK9nJWP8LCYiQ84ByOT9Kay0rYirsjyAWCypZiDOIyeut7exqoNkR41Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LfQqfowH4cATdg5QQ3Gzb596kLpXJEVflCBCrw9fjMM=; b=QgAOXcPdCIuV8PAl7UUX11+mscdA3AcddsyB3jpQ7/O12Hk2jaFmeAFJ2hpEP7oKPARB3y45tO4NcoFlvAVGuHJ5oBQWc7VIY/0HjQjo56PF+ZPNUGmIaS1Z999ahY+LhMy4pDNEQEdo7xYLxrmZBbYrfmTuvxwTuYLMffYbhdg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by DBBPR04MB7514.eurprd04.prod.outlook.com (2603:10a6:10:1f7::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5227.23; Tue, 10 May 2022 09:38:07 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420%6]) with mapi id 15.20.5227.023; Tue, 10 May 2022 09:38:07 +0000 From: "Peng Fan (OSS)" To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Peng Fan , Dong Aisheng , Krzysztof Kozlowski Subject: [PATCH V5 1/4] dt-bindings: arm: fsl: add imx93 11x11 evk board Date: Tue, 10 May 2022 17:39:43 +0800 Message-Id: <20220510093946.335036-2-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220510093946.335036-1-peng.fan@oss.nxp.com> References: <20220510093946.335036-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0017.apcprd02.prod.outlook.com (2603:1096:4:194::17) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3f4d5596-2f49-4598-34c0-08da3268c991 X-MS-TrafficTypeDiagnostic: DBBPR04MB7514:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: kZvAb9lu3DKq82RjzTTdfgo3agmxzNzRki+Du+flIZYYJkZfEVJc1fSVS9VfwsNFgYBhr2xUMekJD8Qf8oMsPpwt+FZUUv6NpeLKLJWP5lTZ7gpWz4JnCjSuvEfH3SegjEDr0L/SGDJu7wOqC5kYlxRM5AYl1bKBCMnNQBr/VKvo5Umb9qgiVYyh6dt0d8bPUBpCE8O2d2Z9D0Ho8VWHLgfQvX0GQGlFopxfnHpNT9m2pBYOa5uYF5IFLkpQ/HJOUcQ/kO1DO52E6zZWc5kPuX+DAfq44+YJzNoUJWu6F46N4KH+p/b1XsuY2Biz0JYXU4ozN71VqDBDRDwvLCUFrzv+kVUnGzBg53CT5hAqQGD8nYaXJPD4kIOq6cp9Y92WJAl4dMXYui17e02fuFjY46czbIpvIj0NZusmeghuOK4035Rx4aqLg/INZB6q1LRqH9rNJHhh8dhuZNJejm2gTMUQ1epwG8/xZ2ACQ7BR202o0NiuniN/Mh+J7sbt80ukK9V5MINjAe/nu/UCHLvzHkjAE/v5D4EY2K9xck/BtsWf/vghSFSE4RZYM61OrHi5a8mMS9gUhZ8liqvxbUICembnpI391eQPa1x1PbfDKgt9T302qJ5mHXYlyCro1Z/hrcjVwTGfhoLhcYF4vQNJ6Rhh8Lo41iH3c69mfvO56ttr7gbRrpCubHQLUaVVxYv1ii4cfH3Zcw3Mu0UojS5mlg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(2906002)(4744005)(7416002)(8936002)(38350700002)(38100700002)(5660300002)(4326008)(508600001)(186003)(1076003)(2616005)(66946007)(66476007)(8676002)(66556008)(54906003)(316002)(6506007)(52116002)(6486002)(26005)(86362001)(6666004)(6512007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Nf8oqItuyQeZUJIq+PmlW5nsi9DfX2wlBgYRcLyg9tsGwGTsozMoDG4lNVCv?= =?us-ascii?Q?8NhpSUoFKc5U8moPspX2gIoMn9mDjtxhwnTfTUBCHVTox1p0ty3G9TWtqlX9?= =?us-ascii?Q?vTpwuiZcqJZ6vXux2wfo65tW4AfsFqpRaksuS9MBUmGD5v2/aRi452FMsUlK?= =?us-ascii?Q?jfabwe/W54f9FMAnHt6bnBdFvYJv8+U0mc1I7Eu1HpNW802g1S1Lc5icWlT6?= =?us-ascii?Q?pzZDLNYAMlvtg7n5Tau3Q5YIb0Ed51sJuVks7o0x7+K3RqlWNSZPNpBXf4Va?= =?us-ascii?Q?+wLqujDgNfXQPfNKAiIlCjXrDTpQ3BhVXiIKDBlQALARAmlun2BTpJqjwYSy?= =?us-ascii?Q?OgGGpiTJti90Iej6GfxayMQ4o0p6jRQeCI3eAyyyfcPH63fHJHBOrVb3TG1q?= =?us-ascii?Q?cprWupNvh7HZhjOrUmkMCWjwaxR3QkV+Mj7L4ScgP4vZ03ffzpJhkYUaHNMn?= =?us-ascii?Q?y+q4QhNxysPQ+6GPMOaNLU8HIHJBJO3gpowHgQP0Fp6HrENC9XklbHcOkCD8?= =?us-ascii?Q?qeCUXcGXc+SxK1Y5R5yfgNau4/ZBagO3UzNYNJLpiJ5Zbxm6WLWnf//sPJKI?= =?us-ascii?Q?DuUQpcQCRbc/6eodLaYiwY4qt2B6DPrUFb/Mv31E/naymNOMKpOfGCSGg03h?= =?us-ascii?Q?021AdVAVimkBtl50fZ38fp5PdhTL9FiG7SbtH1ilhjahbQdfX9i9T4ZpsS45?= =?us-ascii?Q?207mcgeGW5Wz1nUB83LyrJL5NBbWig0wD0/V9LTQ79VZwVnwQYMXiA1MJW7G?= =?us-ascii?Q?tebDAopZ3LGEtvjOfCLm89VdaHRrRAQnBzGrU2wuKBVFoJZP8QUFgsze2Sp+?= =?us-ascii?Q?f+FZB82qt6oS1NlfKo4J/eZcsi234ofk/L8ygEKR/SSlmNq/LE1JKeV1oZQ4?= =?us-ascii?Q?BlhwXZSky2jzzMjUdmV990wSW/uLvsftux35hlYac9xtrGA0A0t25flH4AkA?= =?us-ascii?Q?Iaf1KR0elEVIMFQZ3jhAksNAIYMJaLCXlW1jJSMd6U69vY6zEv7vHAek+sex?= =?us-ascii?Q?lEagVecHY4plXhlnLkAMe3NMAScKIVWeMFT3Hf+YcR3lQbltqwmHcm/YczAk?= =?us-ascii?Q?j6Djpo3Y7BqAiwNrIpvqVLnSgHZCggQnmv/u4gtLWX4qmMVOM2dhgsl6jExc?= =?us-ascii?Q?2qouZvGgJX86Q44e8RAmU9SZWFHN3Cvh15jvB41JDXLXVpOzUU3+cz759FIb?= =?us-ascii?Q?aGwtn80osUPhoCsPIwxSC7+SURyPZZGrtHD3huWm9OACeO1XvFpMuaa2BqHc?= =?us-ascii?Q?2+vu4fo1lMbSgb7eAMXaLUyKbIQQHFY8LDKdsAAnAJrXFWvLHQUDN8V0lqyV?= =?us-ascii?Q?FP+3I8gvkccYDuSG9r/CPg15pjrBUh5H6KElH54fNa/SvC9gMXRGhsh18IhH?= =?us-ascii?Q?Oqg+zmb2i+SavyjykyVAlad+TJ+2fD7I056YIOv2kaND3NDRrDT0zHadHt/w?= =?us-ascii?Q?HGUop3WY/82YlAsv9IRUF8zSu2vYBbTzuJcWBk95X7q0ITUPueQnXc7SvjDs?= =?us-ascii?Q?el8A2rg9AUItnz4W/wYqa1oAgoY6xf+Yn/QnI/1RElEOzT8a9IGt8UuZCjaW?= =?us-ascii?Q?2ekdew+l6kavXJDcCFsu1eU+OQRJgPO6HUKWGDg3HXc/nXP+NIjUF85ANZJI?= =?us-ascii?Q?wy9MMtwi2CS1vS0foAGXBuqFraNUdwhq+OxYk8CFoNUsouqSECOlbe1jwB+r?= =?us-ascii?Q?B7AaZHh/uFr2ZGSZpLBhXLG7birXeEWfe9Ouv0nN4JNduz6I1H2Lxl5J0EBr?= =?us-ascii?Q?fZLjj0rzVg=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3f4d5596-2f49-4598-34c0-08da3268c991 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2022 09:38:06.9364 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Kk5ZS0rGUrxoP4XqtunmHekGVgJNzj/RpXNP3aOEzVskn5S/XUS1mXoWp2ihAN7s0r8vHP5IJjJO3zUnxo0kOw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR04MB7514 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add the board imx93-11x11-evk in the binding docuemnt. Reviewed-by: Dong Aisheng Acked-by: Krzysztof Kozlowski Signed-off-by: Peng Fan --- Documentation/devicetree/bindings/arm/fsl.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index ef524378d449..9e5d5725df65 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1020,6 +1020,12 @@ properties: - fsl,imx8ulp-evk # i.MX8ULP EVK Board - const: fsl,imx8ulp =20 + - description: i.MX93 based Boards + items: + - enum: + - fsl,imx93-11x11-evk # i.MX93 11x11 EVK Board + - const: fsl,imx93 + - description: Freescale Vybrid Platform Device Tree Bindings =20 --=20 2.25.1 From nobody Fri May 8 05:17:33 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 57314C433FE for ; Tue, 10 May 2022 09:38:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239051AbiEJJmW (ORCPT ); Tue, 10 May 2022 05:42:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35404 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239040AbiEJJmP (ORCPT ); Tue, 10 May 2022 05:42:15 -0400 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2040.outbound.protection.outlook.com [40.107.20.40]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 813BD3123E; Tue, 10 May 2022 02:38:16 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kWEcy7zaLpBiUuzdLwahdUiPawUvjnKhhXIqbo9cdbwtd+qH1c8bqJz1O0jbtwEsztNW7803tE/1+aC7E7i0kWO/c7EQsmwTedFukgU1JX3MKbkyYdd3hCOwFLHHkqbEiUK++HPIbK4aNYbiiy9nTnhSlgTCx6FQ5fckDdKvVaR9qsuUdcorj4cJygmWb0nfDYUwCweSvoagU7CXxINU3wDeD4ttFMn9NsLPUzG96MHYdTBXQnlyfkKG4Ck0BMXGtPRM4X9y26e26UsuW0Ypjohx8H+GM/twEK/WSNjkwmMpKagd9bCk4zY//VyoRiP1S7KfQ5QjpkzGQFrXkPv/uA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ERgoS0XFM2Wlr7YkQ6U7Hc6ikCTh9XV6NV49phH+bug=; b=XeaA1ZebCl6rco/pyLG4GnqqMhwxDXH4+qcupd0HSlI72lMv9TLJg0vGGfHaxgo7hGyt06b0XfDEydatvPIQUZqOnSrsOonetmuFBKD35CjW/UWlUuX1nJtN1Q8oPVlMPra65Fmf/qD4SZIPZrMk8ijOfygrjKqdjWMpri7bjv2nvqwcQ+rylOg7ULKJPzC+MPyo+JOzRGk/hEbQidjkZ2Q3fUaeFDgk9QdCScoocfP0SUGyucXjTFbnpGk8jQWe83d2eCnVkRldAjDhgmiD8Snx1/dk2sIjrYEn5mlwiYIlxwOA75IMb1qLQcqF7oeIv0hNLHOPMErKjwyI+kTiaw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ERgoS0XFM2Wlr7YkQ6U7Hc6ikCTh9XV6NV49phH+bug=; b=I0i6iinWGBHK9PyDqhtW5s9k1wiRh2bdE3kAGEE204//RMksdUKGC4WCoaJCNOx5IHW3DF8F7dlNQZYkxH2SETWlUfJ/cYKRMhFUhtunF+m0t9QXEGHRoXshF92yRc6nkaBsnt+ZsAvNOnOneqxSk/Gz4CAxXo8+fXsNRYsesLA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AS1PR04MB9406.eurprd04.prod.outlook.com (2603:10a6:20b:4da::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5227.23; Tue, 10 May 2022 09:38:11 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420%6]) with mapi id 15.20.5227.023; Tue, 10 May 2022 09:38:11 +0000 From: "Peng Fan (OSS)" To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Peng Fan , Dong Aisheng , Rob Herring Subject: [PATCH V5 2/4] arm64: dts: freescale: Add i.MX93 dtsi support Date: Tue, 10 May 2022 17:39:44 +0800 Message-Id: <20220510093946.335036-3-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220510093946.335036-1-peng.fan@oss.nxp.com> References: <20220510093946.335036-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0017.apcprd02.prod.outlook.com (2603:1096:4:194::17) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 9c463209-53e0-47bc-3d1d-08da3268cc13 X-MS-TrafficTypeDiagnostic: AS1PR04MB9406:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: CLUq2rWZbry7H0GG5sAHuYW0EWf8XdTixUnSAKXcO4I+kWGDexZ/R1reNitL7mIt5GZP0xUl6/fgKKG/uIHxO4YP+4dXDN0hyiarWhktBtLw9Hht5oYilgQhW8/UodWw/KcTQKAg4Owt5KNPb6PPzn2unhtWf7PU9ZfRsWSr4GEdkXWcDn451HeZ4WzsQqzM4iBVN2Wo45T/vhC4VALlt7nlzyoUWb2vwlCBTdc6bYgKT2HY5g3JjLBCNDarywBPtLvKRdpDb28hnyOV8YeU7AAy3j+IPL7xhnOPY5CszDSpgYc4EoM/REVznr68uHB/YsScbo1Wt5d1fZ9c9irrAJ1WwcAvRzp6dxhFmXNW+BrRe7SeGgIT1I6t56ijPh1i/uccEv2dtlp+ztkjK7cKob1wuEmQPCz6Xq9UDxN4WdaxyVCL3zLNt26rz6+Seu3Jf38IzCankKa3xLLZ3hQSlsS48FUNTEziQA6S5ZVLcFFlXUtyudazSj4gnA5HPidPGAjtgGWjF14RHHI0uPe6weTv1XR0LIY1sHbX10BcXue07gOo4AnvhGGmVG6bpan9XMJRAgJwhzwcy8yOpPxQwwpyBGLiRldWJzyvbNnRaKrgQkXlWYN6pVh35a3lm1vSWS1Xtz9TtZS3NHAiMjhn6LGKyILDYceJnagKYTR6Y/WMQTJQgSv0TzMh+IuclHCnF4Rl/l72EnORneX9nIwVvg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(8936002)(316002)(2906002)(5660300002)(54906003)(38100700002)(38350700002)(4326008)(30864003)(6506007)(7416002)(8676002)(66556008)(66476007)(66946007)(52116002)(83380400001)(6512007)(1076003)(6486002)(186003)(26005)(2616005)(508600001)(6666004)(86362001)(579004)(559001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?jtzDoSQvnYCs2aLc5CGdm0xRXzVooXUVDAW3Ldun+SHEGXskbOlKzATZSUiP?= =?us-ascii?Q?yASAZFDLx03xv/SZLY79aVbpNyumQo+n4DUM/fz1rTMckuU6C+BYZf7ABI3C?= =?us-ascii?Q?pfLnhXkCeLgrjXXALLWJ9gcNF3zjtR8abwLyunhv2hP6n7zBZ7c9HkRYXfrt?= =?us-ascii?Q?4qIKW3YafulOtJbq69sv1mavj9taYBBRwzn7VvGSccQaY8cxa+hcQBwxZXBQ?= =?us-ascii?Q?fWZVvNYPzjU5caZBC4dbz/+GkQSjCZwXboQPQd/oFE2QHBbFRGeccrtsGKGA?= =?us-ascii?Q?Ii+sH0FLiJotoUam4u9a9A19Y29GTj+HaOGGxq6piJWGNjIRDQA7mVkpeTZ5?= =?us-ascii?Q?gW//G4aTvvZT2kiZkubGRPMWtgJ0G7VoksZKG8qbeb9tMxY4vANOUlAYK4fQ?= =?us-ascii?Q?iEl7ntTtmV5nqpj2rFWvkBd/pnZMRbXEyBYdztPJvl3MoUV45yYgiCUUS/p/?= =?us-ascii?Q?UpkBityXvpk9jmVdqiZSwlx2QCEus4/FBSwKZloz6ORG2CRViAUhNt2lWxZ9?= =?us-ascii?Q?xfGlHW1nmBY29pyoNEOKzlPCkFejpB+sgmLuD7fK1CmVVdj++or0P935Oal4?= =?us-ascii?Q?Z/hvoJf/vSV99BzwsX25WlpThN3boZCfUNW5RloH9VRVuSiPvBdI8mJ1quVR?= =?us-ascii?Q?sEA1pq76zz7Xk6Gf9fMkEClQeVzu42r7dnTKJhEH5fuPpq4mHbh04nrJzqkB?= =?us-ascii?Q?9rd0vNfpvRzb2EkQtor77jQFYLZPubDYEwGvTrfNfhhfryMR+MY1J20TWIAY?= =?us-ascii?Q?MKMwJ6lxQPvvO4PiEDItmZPxFp7DtohSw9yxtANnRKdaBJ6PqNQUvixoH1AV?= =?us-ascii?Q?BzTi9VlB5Mj6GikJLZ2n8MI3wAan2zrDWs8XJE5eOUSL8I5lUibUMizUMIyr?= =?us-ascii?Q?kGgV9umMosHyXSo2yp+SeSJkrYdmqT5K3IKy795RRbFLWZo+nW0NHbm56s3y?= =?us-ascii?Q?r+l3GYnXYJ718aqMnDc9LsjpSkNgYr/bWsVkonRV51eTw44+h1Xlp01fycJf?= =?us-ascii?Q?h7SXjgd3MuzzkarmYa+w9n/2EV1jM9C0p75AeeUYTLT9PftNYggg9lZ2X2/m?= =?us-ascii?Q?ks/RZz2iYulmFNHPNjzJb1mthBR+042R5SwcfsERHgbBuFg9kKRszfIWhz2P?= =?us-ascii?Q?hWaF/jMeCg0o2emF6WjKnwzTYbiUkWrOtbiqAiFaL8OZ++ToORkZEz8iatTp?= =?us-ascii?Q?mnFQAPFMTNPvj6CbDLYEfr5KrgQJxeyQLGXbBRw9HHklb8A/G3lIkrrMW7bz?= =?us-ascii?Q?Et5YpiBKmqoMPZ7OQHrLC4DiAEp3q4XrcPoZgWWzQi6c5cj7Ve1payb6gQu+?= =?us-ascii?Q?zntuGBIO0w7XnU+rtzBi0G9mALSI5CkzElM8NU0S7kKLOip+tt5lSPXhKGp0?= =?us-ascii?Q?PaG9OiwwwIqUN3pV4H3T3W1/XJBQktfC74CMcOVmAIb76PdRqHT4IWb7l93k?= =?us-ascii?Q?in55NYlvha0yuhTYZZYnx45OacOEmJwM2tlL2vQQheGUN4UR1EkllpTSTM/i?= =?us-ascii?Q?hrUS4d3yjMF9BW5G3LcJW6vU38iZXwXIPkhy7KtXPy2sbZ9gFu2Y4mMRzOlO?= =?us-ascii?Q?+P+fsMqE3rXawrmAOoPoIn3QDrF5D94/LchNDJS1ZSXgcdPwwxkKgL3M7033?= =?us-ascii?Q?yRKdIHnXYM98EJCskVrWDrBHpcUgnFMxVrOWY8bGCMIlMgGGDEvV+gKqfClD?= =?us-ascii?Q?f37e+odOsZhgiXbB4uV2lsPgCmzvK8Mt+Or+axKqTFigTmotawlXns7WHsh7?= =?us-ascii?Q?o5itHE6Lew=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9c463209-53e0-47bc-3d1d-08da3268cc13 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2022 09:38:11.2521 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 0pRTuPPuzpKQwL/RLfdxvHqiM3qzINdoSVvgYZHuksv/6Y1X/vItEwYXg4kG3acNstZMXc9a9Dg77+nzcACh9Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9406 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan The i.MX 93 applications processors are the first in the i.MX portfolio to integrate the scalable Arm Cortex-A55 core, bringing performance and energy efficiency to Linux-based edge applications and the Arm Ethos-U65 microNPU, enabling developers to create more capable, cost-effective and energy-efficient ML applications. Add the basic dtsi support for i.MX93. Reviewed-by: Dong Aisheng Acked-by: Rob Herring Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/imx93-pinfunc.h | 623 ++++++++++++++++++ arch/arm64/boot/dts/freescale/imx93.dtsi | 334 ++++++++++ 2 files changed, 957 insertions(+) create mode 100755 arch/arm64/boot/dts/freescale/imx93-pinfunc.h create mode 100644 arch/arm64/boot/dts/freescale/imx93.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx93-pinfunc.h b/arch/arm64/boo= t/dts/freescale/imx93-pinfunc.h new file mode 100755 index 000000000000..4298a145f8a9 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx93-pinfunc.h @@ -0,0 +1,623 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */ +/* + * Copyright 2022 NXP + */ + +#ifndef __DTS_IMX93_PINFUNC_H +#define __DTS_IMX93_PINFUNC_H + +/* + * The pin function ID is a tuple of + * + */ +#define MX93_PAD_DAP_TDI__JTAG_MUX_TDI 0x0000 0= x01B0 0x03D8 0x0 0x0 +#define MX93_PAD_DAP_TDI__MQS2_LEFT 0x0000 0= x01B0 0x0000 0x1 0x0 +#define MX93_PAD_DAP_TDI__CAN2_TX 0x0000 0= x01B0 0x0000 0x3 0x0 +#define MX93_PAD_DAP_TDI__FLEXIO2_FLEXIO30 0x0000 0= x01B0 0x0000 0x4 0x0 +#define MX93_PAD_DAP_TDI__GPIO3_IO28 0x0000 0= x01B0 0x0000 0x5 0x0 +#define MX93_PAD_DAP_TDI__LPUART5_RX 0x0000 0= x01B0 0x0430 0x6 0x0 +#define MX93_PAD_DAP_TMS_SWDIO__JTAG_MUX_TMS 0x0004 0= x01B4 0x03DC 0x0 0x0 +#define MX93_PAD_DAP_TMS_SWDIO__FLEXIO2_FLEXIO31 0x0004 0= x01B4 0x0000 0x4 0x0 +#define MX93_PAD_DAP_TMS_SWDIO__GPIO3_IO29 0x0004 0= x01B4 0x0000 0x5 0x0 +#define MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x0004 0= x01B4 0x0000 0x6 0x0 +#define MX93_PAD_DAP_TCLK_SWCLK__JTAG_MUX_TCK 0x0008 0= x01B8 0x03D4 0x0 0x0 +#define MX93_PAD_DAP_TCLK_SWCLK__FLEXIO1_FLEXIO30 0x0008 0= x01B8 0x0000 0x4 0x0 +#define MX93_PAD_DAP_TCLK_SWCLK__GPIO3_IO30 0x0008 0= x01B8 0x0000 0x5 0x0 +#define MX93_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B 0x0008 0= x01B8 0x042C 0x6 0x0 +#define MX93_PAD_DAP_TDO_TRACESWO__JTAG_MUX_TDO 0x000C 0= x01BC 0x0000 0x0 0x0 +#define MX93_PAD_DAP_TDO_TRACESWO__MQS2_RIGHT 0x000C 0= x01BC 0x0000 0x1 0x0 +#define MX93_PAD_DAP_TDO_TRACESWO__CAN2_RX 0x000C 0= x01BC 0x0364 0x3 0x0 +#define MX93_PAD_DAP_TDO_TRACESWO__FLEXIO1_FLEXIO31 0x000C 0= x01BC 0x0000 0x4 0x0 +#define MX93_PAD_DAP_TDO_TRACESWO__GPIO3_IO31 0x000C 0= x01BC 0x0000 0x5 0x0 +#define MX93_PAD_DAP_TDO_TRACESWO__LPUART5_TX 0x000C 0= x01BC 0x0434 0x6 0x0 +#define MX93_PAD_GPIO_IO00__GPIO2_IO00 0x0010 0= x01C0 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO00__LPI2C3_SDA 0x0010 0= x01C0 0x03E4 0x11 0x0 +#define MX93_PAD_GPIO_IO00__MEDIAMIX_CAM_CLK 0x0010 0= x01C0 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO00__MEDIAMIX_DISP_CLK 0x0010 0= x01C0 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO00__LPSPI6_PCS0 0x0010 0= x01C0 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO00__LPUART5_TX 0x0010 0= x01C0 0x0434 0x5 0x1 +#define MX93_PAD_GPIO_IO00__LPI2C5_SDA 0x0010 0= x01C0 0x03EC 0x16 0x0 +#define MX93_PAD_GPIO_IO00__FLEXIO1_FLEXIO00 0x0010 0= x01C0 0x036C 0x7 0x0 +#define MX93_PAD_GPIO_IO01__GPIO2_IO01 0x0014 0= x01C4 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO01__LPI2C3_SCL 0x0014 0= x01C4 0x03E0 0x11 0x0 +#define MX93_PAD_GPIO_IO01__MEDIAMIX_CAM_DATA00 0x0014 0= x01C4 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO01__MEDIAMIX_DISP_DE 0x0014 0= x01C4 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO01__LPSPI6_SIN 0x0014 0= x01C4 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO01__LPUART5_RX 0x0014 0= x01C4 0x0430 0x5 0x1 +#define MX93_PAD_GPIO_IO01__LPI2C5_SCL 0x0014 0= x01C4 0x03E8 0x16 0x0 +#define MX93_PAD_GPIO_IO01__FLEXIO1_FLEXIO01 0x0014 0= x01C4 0x0370 0x7 0x0 +#define MX93_PAD_GPIO_IO02__GPIO2_IO02 0x0018 0= x01C8 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO02__LPI2C4_SDA 0x0018 0= x01C8 0x0000 0x11 0x0 +#define MX93_PAD_GPIO_IO02__MEDIAMIX_CAM_VSYNC 0x0018 0= x01C8 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO02__MEDIAMIX_DISP_VSYNC 0x0018 0= x01C8 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO02__LPSPI6_SOUT 0x0018 0= x01C8 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO02__LPUART5_CTS_B 0x0018 0= x01C8 0x042C 0x5 0x1 +#define MX93_PAD_GPIO_IO02__LPI2C6_SDA 0x0018 0= x01C8 0x03F4 0x16 0x0 +#define MX93_PAD_GPIO_IO02__FLEXIO1_FLEXIO02 0x0018 0= x01C8 0x0374 0x7 0x0 +#define MX93_PAD_GPIO_IO03__GPIO2_IO03 0x001C 0= x01CC 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO03__LPI2C4_SCL 0x001C 0= x01CC 0x0000 0x11 0x0 +#define MX93_PAD_GPIO_IO03__MEDIAMIX_CAM_HSYNC 0x001C 0= x01CC 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO03__MEDIAMIX_DISP_HSYNC 0x001C 0= x01CC 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO03__LPSPI6_SCK 0x001C 0= x01CC 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO03__LPUART5_RTS_B 0x001C 0= x01CC 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO03__LPI2C6_SCL 0x001C 0= x01CC 0x03F0 0x16 0x0 +#define MX93_PAD_GPIO_IO03__FLEXIO1_FLEXIO03 0x001C 0= x01CC 0x0378 0x7 0x0 +#define MX93_PAD_GPIO_IO04__GPIO2_IO04 0x0020 0= x01D0 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO04__TPM3_CH0 0x0020 0= x01D0 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO04__PDM_CLK 0x0020 0= x01D0 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO04__MEDIAMIX_DISP_DATA00 0x0020 0= x01D0 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO04__LPSPI7_PCS0 0x0020 0= x01D0 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO04__LPUART6_TX 0x0020 0= x01D0 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO04__LPI2C6_SDA 0x0020 0= x01D0 0x03F4 0x16 0x1 +#define MX93_PAD_GPIO_IO04__FLEXIO1_FLEXIO04 0x0020 0= x01D0 0x037C 0x7 0x0 +#define MX93_PAD_GPIO_IO05__GPIO2_IO05 0x0024 0= x01D4 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO05__TPM4_CH0 0x0024 0= x01D4 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO05__PDM_BIT_STREAM00 0x0024 0= x01D4 0x0438 0x2 0x0 +#define MX93_PAD_GPIO_IO05__MEDIAMIX_DISP_DATA01 0x0024 0= x01D4 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO05__LPSPI7_SIN 0x0024 0= x01D4 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO05__LPUART6_RX 0x0024 0= x01D4 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO05__LPI2C6_SCL 0x0024 0= x01D4 0x03F0 0x16 0x1 +#define MX93_PAD_GPIO_IO05__FLEXIO1_FLEXIO05 0x0024 0= x01D4 0x0380 0x7 0x0 +#define MX93_PAD_GPIO_IO06__GPIO2_IO06 0x0028 0= x01D8 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO06__TPM5_CH0 0x0028 0= x01D8 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO06__PDM_BIT_STREAM01 0x0028 0= x01D8 0x043C 0x2 0x0 +#define MX93_PAD_GPIO_IO06__MEDIAMIX_DISP_DATA02 0x0028 0= x01D8 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO06__LPSPI7_SOUT 0x0028 0= x01D8 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO06__LPUART6_CTS_B 0x0028 0= x01D8 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO06__LPI2C7_SDA 0x0028 0= x01D8 0x03FC 0x16 0x0 +#define MX93_PAD_GPIO_IO06__FLEXIO1_FLEXIO06 0x0028 0= x01D8 0x0384 0x7 0x0 +#define MX93_PAD_GPIO_IO07__GPIO2_IO07 0x002C 0= x01DC 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO07__LPSPI3_PCS1 0x002C 0= x01DC 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO07__MEDIAMIX_CAM_DATA01 0x002C 0= x01DC 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO07__MEDIAMIX_DISP_DATA03 0x002C 0= x01DC 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO07__LPSPI7_SCK 0x002C 0= x01DC 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO07__LPUART6_RTS_B 0x002C 0= x01DC 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO07__LPI2C7_SCL 0x002C 0= x01DC 0x03F8 0x16 0x0 +#define MX93_PAD_GPIO_IO07__FLEXIO1_FLEXIO07 0x002C 0= x01DC 0x0388 0x7 0x0 +#define MX93_PAD_GPIO_IO08__GPIO2_IO08 0x0030 0= x01E0 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO08__LPSPI3_PCS0 0x0030 0= x01E0 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO08__MEDIAMIX_CAM_DATA02 0x0030 0= x01E0 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO08__MEDIAMIX_DISP_DATA04 0x0030 0= x01E0 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO08__TPM6_CH0 0x0030 0= x01E0 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO08__LPUART7_TX 0x0030 0= x01E0 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO08__LPI2C7_SDA 0x0030 0= x01E0 0x03FC 0x16 0x1 +#define MX93_PAD_GPIO_IO08__FLEXIO1_FLEXIO08 0x0030 0= x01E0 0x038C 0x7 0x0 +#define MX93_PAD_GPIO_IO09__GPIO2_IO09 0x0034 0= x01E4 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO09__LPSPI3_SIN 0x0034 0= x01E4 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO09__MEDIAMIX_CAM_DATA03 0x0034 0= x01E4 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO09__MEDIAMIX_DISP_DATA05 0x0034 0= x01E4 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO09__TPM3_EXTCLK 0x0034 0= x01E4 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO09__LPUART7_RX 0x0034 0= x01E4 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO09__LPI2C7_SCL 0x0034 0= x01E4 0x03F8 0x16 0x1 +#define MX93_PAD_GPIO_IO09__FLEXIO1_FLEXIO09 0x0034 0= x01E4 0x0390 0x7 0x0 +#define MX93_PAD_GPIO_IO10__GPIO2_IO10 0x0038 0= x01E8 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO10__LPSPI3_SOUT 0x0038 0= x01E8 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO10__MEDIAMIX_CAM_DATA04 0x0038 0= x01E8 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO10__MEDIAMIX_DISP_DATA06 0x0038 0= x01E8 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO10__TPM4_EXTCLK 0x0038 0= x01E8 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO10__LPUART7_CTS_B 0x0038 0= x01E8 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO10__LPI2C8_SDA 0x0038 0= x01E8 0x0404 0x16 0x0 +#define MX93_PAD_GPIO_IO10__FLEXIO1_FLEXIO10 0x0038 0= x01E8 0x0394 0x7 0x0 +#define MX93_PAD_GPIO_IO11__GPIO2_IO11 0x003C 0= x01EC 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO11__LPSPI3_SCK 0x003C 0= x01EC 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO11__MEDIAMIX_CAM_DATA05 0x003C 0= x01EC 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO11__MEDIAMIX_DISP_DATA07 0x003C 0= x01EC 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO11__TPM5_EXTCLK 0x003C 0= x01EC 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO11__LPUART7_RTS_B 0x003C 0= x01EC 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO11__LPI2C8_SCL 0x003C 0= x01EC 0x0400 0x16 0x0 +#define MX93_PAD_GPIO_IO11__FLEXIO1_FLEXIO11 0x003C 0= x01EC 0x0398 0x7 0x0 +#define MX93_PAD_GPIO_IO12__GPIO2_IO12 0x0040 0= x01F0 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO12__TPM3_CH2 0x0040 0= x01F0 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO12__PDM_BIT_STREAM02 0x0040 0= x01F0 0x0440 0x2 0x0 +#define MX93_PAD_GPIO_IO12__MEDIAMIX_DISP_DATA08 0x0040 0= x01F0 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO12__LPSPI8_PCS0 0x0040 0= x01F0 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO12__LPUART8_TX 0x0040 0= x01F0 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO12__LPI2C8_SDA 0x0040 0= x01F0 0x0404 0x16 0x1 +#define MX93_PAD_GPIO_IO12__SAI3_RX_SYNC 0x0040 0= x01F0 0x0450 0x7 0x0 +#define MX93_PAD_GPIO_IO13__GPIO2_IO13 0x0044 0= x01F4 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO13__TPM4_CH2 0x0044 0= x01F4 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO13__PDM_BIT_STREAM03 0x0044 0= x01F4 0x0444 0x2 0x0 +#define MX93_PAD_GPIO_IO13__MEDIAMIX_DISP_DATA09 0x0044 0= x01F4 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO13__LPSPI8_SIN 0x0044 0= x01F4 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO13__LPUART8_RX 0x0044 0= x01F4 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO13__LPI2C8_SCL 0x0044 0= x01F4 0x0400 0x16 0x1 +#define MX93_PAD_GPIO_IO13__FLEXIO1_FLEXIO13 0x0044 0= x01F4 0x039C 0x7 0x0 +#define MX93_PAD_GPIO_IO14__GPIO2_IO14 0x0048 0= x01F8 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO14__LPUART3_TX 0x0048 0= x01F8 0x041C 0x1 0x0 +#define MX93_PAD_GPIO_IO14__MEDIAMIX_CAM_DATA06 0x0048 0= x01F8 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO14__MEDIAMIX_DISP_DATA10 0x0048 0= x01F8 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO14__LPSPI8_SOUT 0x0048 0= x01F8 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO14__LPUART8_CTS_B 0x0048 0= x01F8 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO14__LPUART4_TX 0x0048 0= x01F8 0x0428 0x6 0x0 +#define MX93_PAD_GPIO_IO14__FLEXIO1_FLEXIO14 0x0048 0= x01F8 0x03A0 0x7 0x0 +#define MX93_PAD_GPIO_IO15__GPIO2_IO15 0x004C 0= x01FC 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO15__LPUART3_RX 0x004C 0= x01FC 0x0418 0x1 0x0 +#define MX93_PAD_GPIO_IO15__MEDIAMIX_CAM_DATA07 0x004C 0= x01FC 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO15__MEDIAMIX_DISP_DATA11 0x004C 0= x01FC 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO15__LPSPI8_SCK 0x004C 0= x01FC 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO15__LPUART8_RTS_B 0x004C 0= x01FC 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO15__LPUART4_RX 0x004C 0= x01FC 0x0424 0x6 0x0 +#define MX93_PAD_GPIO_IO15__FLEXIO1_FLEXIO15 0x004C 0= x01FC 0x03A4 0x7 0x0 +#define MX93_PAD_GPIO_IO16__GPIO2_IO16 0x0050 0= x0200 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO16__SAI3_TX_BCLK 0x0050 0= x0200 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO16__PDM_BIT_STREAM02 0x0050 0= x0200 0x0440 0x2 0x1 +#define MX93_PAD_GPIO_IO16__MEDIAMIX_DISP_DATA12 0x0050 0= x0200 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO16__LPUART3_CTS_B 0x0050 0= x0200 0x0414 0x4 0x0 +#define MX93_PAD_GPIO_IO16__LPSPI4_PCS2 0x0050 0= x0200 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO16__LPUART4_CTS_B 0x0050 0= x0200 0x0420 0x6 0x0 +#define MX93_PAD_GPIO_IO16__FLEXIO1_FLEXIO16 0x0050 0= x0200 0x03A8 0x7 0x0 +#define MX93_PAD_GPIO_IO17__GPIO2_IO17 0x0054 0= x0204 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO17__SAI3_MCLK 0x0054 0= x0204 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO17__MEDIAMIX_CAM_DATA08 0x0054 0= x0204 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO17__MEDIAMIX_DISP_DATA13 0x0054 0= x0204 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO17__LPUART3_RTS_B 0x0054 0= x0204 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO17__LPSPI4_PCS1 0x0054 0= x0204 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO17__LPUART4_RTS_B 0x0054 0= x0204 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO17__FLEXIO1_FLEXIO17 0x0054 0= x0204 0x03AC 0x7 0x0 +#define MX93_PAD_GPIO_IO18__GPIO2_IO18 0x0058 0= x0208 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO18__SAI3_RX_BCLK 0x0058 0= x0208 0x044C 0x1 0x0 +#define MX93_PAD_GPIO_IO18__MEDIAMIX_CAM_DATA09 0x0058 0= x0208 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO18__MEDIAMIX_DISP_DATA14 0x0058 0= x0208 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO18__LPSPI5_PCS0 0x0058 0= x0208 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO18__LPSPI4_PCS0 0x0058 0= x0208 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO18__TPM5_CH2 0x0058 0= x0208 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO18__FLEXIO1_FLEXIO18 0x0058 0= x0208 0x03B0 0x7 0x0 +#define MX93_PAD_GPIO_IO19__GPIO2_IO19 0x005C 0= x020C 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO19__SAI3_RX_SYNC 0x005C 0= x020C 0x0450 0x1 0x1 +#define MX93_PAD_GPIO_IO19__PDM_BIT_STREAM03 0x005C 0= x020C 0x0444 0x2 0x1 +#define MX93_PAD_GPIO_IO19__MEDIAMIX_DISP_DATA15 0x005C 0= x020C 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO19__LPSPI5_SIN 0x005C 0= x020C 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO19__LPSPI4_SIN 0x005C 0= x020C 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO19__TPM6_CH2 0x005C 0= x020C 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO19__SAI3_TX_DATA00 0x005C 0= x020C 0x0000 0x7 0x0 +#define MX93_PAD_GPIO_IO20__GPIO2_IO20 0x0060 0= x0210 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO20__SAI3_RX_DATA00 0x0060 0= x0210 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO20__PDM_BIT_STREAM00 0x0060 0= x0210 0x0438 0x2 0x1 +#define MX93_PAD_GPIO_IO20__MEDIAMIX_DISP_DATA16 0x0060 0= x0210 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO20__LPSPI5_SOUT 0x0060 0= x0210 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO20__LPSPI4_SOUT 0x0060 0= x0210 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO20__TPM3_CH1 0x0060 0= x0210 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO20__FLEXIO1_FLEXIO20 0x0060 0= x0210 0x03B4 0x7 0x0 +#define MX93_PAD_GPIO_IO21__GPIO2_IO21 0x0064 0= x0214 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO21__SAI3_TX_DATA00 0x0064 0= x0214 0x0000 0x1 0x0 +#define MX93_PAD_GPIO_IO21__PDM_CLK 0x0064 0= x0214 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO21__MEDIAMIX_DISP_DATA17 0x0064 0= x0214 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO21__LPSPI5_SCK 0x0064 0= x0214 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO21__LPSPI4_SCK 0x0064 0= x0214 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO21__TPM4_CH1 0x0064 0= x0214 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO21__SAI3_RX_BCLK 0x0064 0= x0214 0x044C 0x7 0x1 +#define MX93_PAD_GPIO_IO22__GPIO2_IO22 0x0068 0= x0218 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO22__USDHC3_CLK 0x0068 0= x0218 0x0458 0x1 0x0 +#define MX93_PAD_GPIO_IO22__SPDIF_IN 0x0068 0= x0218 0x0454 0x2 0x0 +#define MX93_PAD_GPIO_IO22__MEDIAMIX_DISP_DATA18 0x0068 0= x0218 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO22__TPM5_CH1 0x0068 0= x0218 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO22__TPM6_EXTCLK 0x0068 0= x0218 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO22__LPI2C5_SDA 0x0068 0= x0218 0x03EC 0x16 0x1 +#define MX93_PAD_GPIO_IO22__FLEXIO1_FLEXIO22 0x0068 0= x0218 0x03B8 0x7 0x0 +#define MX93_PAD_GPIO_IO23__GPIO2_IO23 0x006C 0= x021C 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO23__USDHC3_CMD 0x006C 0= x021C 0x045C 0x1 0x0 +#define MX93_PAD_GPIO_IO23__SPDIF_OUT 0x006C 0= x021C 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO23__MEDIAMIX_DISP_DATA19 0x006C 0= x021C 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO23__TPM6_CH1 0x006C 0= x021C 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO23__LPI2C5_SCL 0x006C 0= x021C 0x03E8 0x16 0x1 +#define MX93_PAD_GPIO_IO23__FLEXIO1_FLEXIO23 0x006C 0= x021C 0x03BC 0x7 0x0 +#define MX93_PAD_GPIO_IO24__GPIO2_IO24 0x0070 0= x0220 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO24__USDHC3_DATA0 0x0070 0= x0220 0x0460 0x1 0x0 +#define MX93_PAD_GPIO_IO24__MEDIAMIX_DISP_DATA20 0x0070 0= x0220 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO24__TPM3_CH3 0x0070 0= x0220 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO24__JTAG_MUX_TDO 0x0070 0= x0220 0x0000 0x5 0x0 +#define MX93_PAD_GPIO_IO24__LPSPI6_PCS1 0x0070 0= x0220 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO24__FLEXIO1_FLEXIO24 0x0070 0= x0220 0x03C0 0x7 0x0 +#define MX93_PAD_GPIO_IO25__GPIO2_IO25 0x0074 0= x0224 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO25__USDHC3_DATA1 0x0074 0= x0224 0x0464 0x1 0x0 +#define MX93_PAD_GPIO_IO25__CAN2_TX 0x0074 0= x0224 0x0000 0x2 0x0 +#define MX93_PAD_GPIO_IO25__MEDIAMIX_DISP_DATA21 0x0074 0= x0224 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO25__TPM4_CH3 0x0074 0= x0224 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO25__JTAG_MUX_TCK 0x0074 0= x0224 0x03D4 0x5 0x1 +#define MX93_PAD_GPIO_IO25__LPSPI7_PCS1 0x0074 0= x0224 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO25__FLEXIO1_FLEXIO25 0x0074 0= x0224 0x03C4 0x7 0x0 +#define MX93_PAD_GPIO_IO26__GPIO2_IO26 0x0078 0= x0228 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO26__USDHC3_DATA2 0x0078 0= x0228 0x0468 0x1 0x0 +#define MX93_PAD_GPIO_IO26__PDM_BIT_STREAM01 0x0078 0= x0228 0x043C 0x2 0x1 +#define MX93_PAD_GPIO_IO26__MEDIAMIX_DISP_DATA22 0x0078 0= x0228 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO26__TPM5_CH3 0x0078 0= x0228 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO26__JTAG_MUX_TDI 0x0078 0= x0228 0x03D8 0x5 0x1 +#define MX93_PAD_GPIO_IO26__LPSPI8_PCS1 0x0078 0= x0228 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO26__SAI3_TX_SYNC 0x0078 0= x0228 0x0000 0x7 0x0 +#define MX93_PAD_GPIO_IO27__GPIO2_IO27 0x007C 0= x022C 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO27__USDHC3_DATA3 0x007C 0= x022C 0x046C 0x1 0x0 +#define MX93_PAD_GPIO_IO27__CAN2_RX 0x007C 0= x022C 0x0364 0x2 0x1 +#define MX93_PAD_GPIO_IO27__MEDIAMIX_DISP_DATA23 0x007C 0= x022C 0x0000 0x3 0x0 +#define MX93_PAD_GPIO_IO27__TPM6_CH3 0x007C 0= x022C 0x0000 0x4 0x0 +#define MX93_PAD_GPIO_IO27__JTAG_MUX_TMS 0x007C 0= x022C 0x03DC 0x5 0x1 +#define MX93_PAD_GPIO_IO27__LPSPI5_PCS1 0x007C 0= x022C 0x0000 0x6 0x0 +#define MX93_PAD_GPIO_IO27__FLEXIO1_FLEXIO27 0x007C 0= x022C 0x03C8 0x7 0x0 +#define MX93_PAD_GPIO_IO28__GPIO2_IO28 0x0080 0= x0230 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO28__LPI2C3_SDA 0x0080 0= x0230 0x03E4 0x11 0x1 +#define MX93_PAD_GPIO_IO28__FLEXIO1_FLEXIO28 0x0080 0= x0230 0x0000 0x7 0x0 +#define MX93_PAD_GPIO_IO29__GPIO2_IO29 0x0084 0= x0234 0x0000 0x0 0x0 +#define MX93_PAD_GPIO_IO29__LPI2C3_SCL 0x0084 0= x0234 0x03E0 0x11 0x1 +#define MX93_PAD_GPIO_IO29__FLEXIO1_FLEXIO29 0x0084 0= x0234 0x0000 0x7 0x0 +#define MX93_PAD_CCM_CLKO1__CCMSRCGPCMIX_CLKO1 0x0088 0= x0238 0x0000 0x0 0x0 +#define MX93_PAD_CCM_CLKO1__FLEXIO1_FLEXIO26 0x0088 0= x0238 0x0000 0x4 0x0 +#define MX93_PAD_CCM_CLKO1__GPIO3_IO26 0x0088 0= x0238 0x0000 0x5 0x0 +#define MX93_PAD_CCM_CLKO2__GPIO3_IO27 0x008C 0= x023C 0x0000 0x5 0x0 +#define MX93_PAD_CCM_CLKO2__CCMSRCGPCMIX_CLKO2 0x008C 0= x023C 0x0000 0x0 0x0 +#define MX93_PAD_CCM_CLKO2__FLEXIO1_FLEXIO27 0x008C 0= x023C 0x03C8 0x4 0x1 +#define MX93_PAD_CCM_CLKO3__CCMSRCGPCMIX_CLKO3 0x0090 0= x0240 0x0000 0x0 0x0 +#define MX93_PAD_CCM_CLKO3__FLEXIO2_FLEXIO28 0x0090 0= x0240 0x0000 0x4 0x0 +#define MX93_PAD_CCM_CLKO3__GPIO4_IO28 0x0090 0= x0240 0x0000 0x5 0x0 +#define MX93_PAD_CCM_CLKO4__CCMSRCGPCMIX_CLKO4 0x0094 0= x0244 0x0000 0x0 0x0 +#define MX93_PAD_CCM_CLKO4__FLEXIO2_FLEXIO29 0x0094 0= x0244 0x0000 0x4 0x0 +#define MX93_PAD_CCM_CLKO4__GPIO4_IO29 0x0094 0= x0244 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_MDC__ENET_QOS_MDC 0x0098 0= x0248 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_MDC__LPUART3_DCB_B 0x0098 0= x0248 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_MDC__I3C2_SCL 0x0098 0= x0248 0x03CC 0x2 0x0 +#define MX93_PAD_ENET1_MDC__HSIOMIX_OTG_ID1 0x0098 0= x0248 0x0000 0x3 0x0 +#define MX93_PAD_ENET1_MDC__FLEXIO2_FLEXIO00 0x0098 0= x0248 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_MDC__GPIO4_IO00 0x0098 0= x0248 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO 0x009C 0= x024C 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_MDIO__LPUART3_RIN_B 0x009C 0= x024C 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_MDIO__I3C2_SDA 0x009C 0= x024C 0x03D0 0x2 0x0 +#define MX93_PAD_ENET1_MDIO__HSIOMIX_OTG_PWR1 0x009C 0= x024C 0x0000 0x3 0x0 +#define MX93_PAD_ENET1_MDIO__FLEXIO2_FLEXIO01 0x009C 0= x024C 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_MDIO__GPIO4_IO01 0x009C 0= x024C 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3 0x00A0 0= x0250 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_TD3__CAN2_TX 0x00A0 0= x0250 0x0000 0x2 0x0 +#define MX93_PAD_ENET1_TD3__HSIOMIX_OTG_ID2 0x00A0 0= x0250 0x0000 0x3 0x0 +#define MX93_PAD_ENET1_TD3__FLEXIO2_FLEXIO02 0x00A0 0= x0250 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_TD3__GPIO4_IO02 0x00A0 0= x0250 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2 0x00A4 0= x0254 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_TD2__CCM_ENET_QOS_CLOCK_GENERATE_REF_CLK 0x00A4 0= x0254 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_TD2__CAN2_RX 0x00A4 0= x0254 0x0364 0x2 0x2 +#define MX93_PAD_ENET1_TD2__HSIOMIX_OTG_OC2 0x00A4 0= x0254 0x0000 0x3 0x0 +#define MX93_PAD_ENET1_TD2__FLEXIO2_FLEXIO03 0x00A4 0= x0254 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_TD2__GPIO4_IO03 0x00A4 0= x0254 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1 0x00A8 0= x0258 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_TD1__LPUART3_RTS_B 0x00A8 0= x0258 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_TD1__I3C2_PUR 0x00A8 0= x0258 0x0000 0x2 0x0 +#define MX93_PAD_ENET1_TD1__HSIOMIX_OTG_OC1 0x00A8 0= x0258 0x0000 0x3 0x0 +#define MX93_PAD_ENET1_TD1__FLEXIO2_FLEXIO04 0x00A8 0= x0258 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_TD1__GPIO4_IO04 0x00A8 0= x0258 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_TD1__I3C2_PUR_B 0x00A8 0= x0258 0x0000 0x6 0x0 +#define MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0 0x00AC 0= x025C 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_TD0__LPUART3_TX 0x00AC 0= x025C 0x041C 0x1 0x1 +#define MX93_PAD_ENET1_TD0__FLEXIO2_FLEXIO05 0x00AC 0= x025C 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_TD0__GPIO4_IO05 0x00AC 0= x025C 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x00B0 0= x0260 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_TX_CTL__LPUART3_DTR_B 0x00B0 0= x0260 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_TX_CTL__FLEXIO2_FLEXIO06 0x00B0 0= x0260 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_TX_CTL__GPIO4_IO06 0x00B0 0= x0260 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x00B4 0= x0264 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_TXC__ENET_QOS_TX_ER 0x00B4 0= x0264 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_TXC__FLEXIO2_FLEXIO07 0x00B4 0= x0264 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_TXC__GPIO4_IO07 0x00B4 0= x0264 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x00B8 0= x0268 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_RX_CTL__LPUART3_DSR_B 0x00B8 0= x0268 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_RX_CTL__HSIOMIX_OTG_PWR2 0x00B8 0= x0268 0x0000 0x3 0x0 +#define MX93_PAD_ENET1_RX_CTL__FLEXIO2_FLEXIO08 0x00B8 0= x0268 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_RX_CTL__GPIO4_IO08 0x00B8 0= x0268 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x00BC 0= x026C 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_RXC__ENET_QOS_RX_ER 0x00BC 0= x026C 0x0000 0x1 0x0 +#define MX93_PAD_ENET1_RXC__FLEXIO2_FLEXIO09 0x00BC 0= x026C 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_RXC__GPIO4_IO09 0x00BC 0= x026C 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0 0x00C0 0= x0270 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_RD0__LPUART3_RX 0x00C0 0= x0270 0x0418 0x1 0x1 +#define MX93_PAD_ENET1_RD0__FLEXIO2_FLEXIO10 0x00C0 0= x0270 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_RD0__GPIO4_IO10 0x00C0 0= x0270 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1 0x00C4 0= x0274 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_RD1__LPUART3_CTS_B 0x00C4 0= x0274 0x0414 0x1 0x1 +#define MX93_PAD_ENET1_RD1__LPTMR2_ALT1 0x00C4 0= x0274 0x0408 0x3 0x0 +#define MX93_PAD_ENET1_RD1__FLEXIO2_FLEXIO11 0x00C4 0= x0274 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_RD1__GPIO4_IO11 0x00C4 0= x0274 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2 0x00C8 0= x0278 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_RD2__LPTMR2_ALT2 0x00C8 0= x0278 0x040C 0x3 0x0 +#define MX93_PAD_ENET1_RD2__FLEXIO2_FLEXIO12 0x00C8 0= x0278 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_RD2__GPIO4_IO12 0x00C8 0= x0278 0x0000 0x5 0x0 +#define MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3 0x00CC 0= x027C 0x0000 0x0 0x0 +#define MX93_PAD_ENET1_RD3__FLEXSPI1_TESTER_TRIGGER 0x00CC 0= x027C 0x0000 0x2 0x0 +#define MX93_PAD_ENET1_RD3__LPTMR2_ALT3 0x00CC 0= x027C 0x0410 0x3 0x0 +#define MX93_PAD_ENET1_RD3__FLEXIO2_FLEXIO13 0x00CC 0= x027C 0x0000 0x4 0x0 +#define MX93_PAD_ENET1_RD3__GPIO4_IO13 0x00CC 0= x027C 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_MDC__ENET1_MDC 0x00D0 0= x0280 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_MDC__LPUART4_DCB_B 0x00D0 0= x0280 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_MDC__SAI2_RX_SYNC 0x00D0 0= x0280 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_MDC__FLEXIO2_FLEXIO14 0x00D0 0= x0280 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_MDC__GPIO4_IO14 0x00D0 0= x0280 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_MDIO__ENET1_MDIO 0x00D4 0= x0284 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_MDIO__LPUART4_RIN_B 0x00D4 0= x0284 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_MDIO__SAI2_RX_BCLK 0x00D4 0= x0284 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_MDIO__FLEXIO2_FLEXIO15 0x00D4 0= x0284 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_MDIO__GPIO4_IO15 0x00D4 0= x0284 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_TD3__SAI2_RX_DATA00 0x00D8 0= x0288 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_TD3__FLEXIO2_FLEXIO16 0x00D8 0= x0288 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_TD3__GPIO4_IO16 0x00D8 0= x0288 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3 0x00D8 0= x0288 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2 0x00DC 0= x028C 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_TD2__ENET1_TX_CLK 0x00DC 0= x028C 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_TD2__SAI2_RX_DATA01 0x00DC 0= x028C 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_TD2__FLEXIO2_FLEXIO17 0x00DC 0= x028C 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_TD2__GPIO4_IO17 0x00DC 0= x028C 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1 0x00E0 0= x0290 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_TD1__LPUART4_RTS_B 0x00E0 0= x0290 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_TD1__SAI2_RX_DATA02 0x00E0 0= x0290 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_TD1__FLEXIO2_FLEXIO18 0x00E0 0= x0290 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_TD1__GPIO4_IO18 0x00E0 0= x0290 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0 0x00E4 0= x0294 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_TD0__LPUART4_TX 0x00E4 0= x0294 0x0428 0x1 0x1 +#define MX93_PAD_ENET2_TD0__SAI2_RX_DATA03 0x00E4 0= x0294 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_TD0__FLEXIO2_FLEXIO19 0x00E4 0= x0294 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_TD0__GPIO4_IO19 0x00E4 0= x0294 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL 0x00E8 0= x0298 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_TX_CTL__LPUART4_DTR_B 0x00E8 0= x0298 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_TX_CTL__SAI2_TX_SYNC 0x00E8 0= x0298 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_TX_CTL__FLEXIO2_FLEXIO20 0x00E8 0= x0298 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_TX_CTL__GPIO4_IO20 0x00E8 0= x0298 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC 0x00EC 0= x029C 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_TXC__ENET1_TX_ER 0x00EC 0= x029C 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_TXC__SAI2_TX_BCLK 0x00EC 0= x029C 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_TXC__FLEXIO2_FLEXIO21 0x00EC 0= x029C 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_TXC__GPIO4_IO21 0x00EC 0= x029C 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL 0x00F0 0= x02A0 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_RX_CTL__LPUART4_DSR_B 0x00F0 0= x02A0 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_RX_CTL__SAI2_TX_DATA00 0x00F0 0= x02A0 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_RX_CTL__FLEXIO2_FLEXIO22 0x00F0 0= x02A0 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_RX_CTL__GPIO4_IO22 0x00F0 0= x02A0 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC 0x00F4 0= x02A4 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_RXC__ENET1_RX_ER 0x00F4 0= x02A4 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_RXC__SAI2_TX_DATA01 0x00F4 0= x02A4 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_RXC__FLEXIO2_FLEXIO23 0x00F4 0= x02A4 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_RXC__GPIO4_IO23 0x00F4 0= x02A4 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0 0x00F8 0= x02A8 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_RD0__LPUART4_RX 0x00F8 0= x02A8 0x0424 0x1 0x1 +#define MX93_PAD_ENET2_RD0__SAI2_TX_DATA02 0x00F8 0= x02A8 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_RD0__FLEXIO2_FLEXIO24 0x00F8 0= x02A8 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_RD0__GPIO4_IO24 0x00F8 0= x02A8 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1 0x00FC 0= x02AC 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_RD1__SPDIF_IN 0x00FC 0= x02AC 0x0454 0x1 0x1 +#define MX93_PAD_ENET2_RD1__SAI2_TX_DATA03 0x00FC 0= x02AC 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_RD1__FLEXIO2_FLEXIO25 0x00FC 0= x02AC 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_RD1__GPIO4_IO25 0x00FC 0= x02AC 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2 0x0100 0= x02B0 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_RD2__LPUART4_CTS_B 0x0100 0= x02B0 0x0420 0x1 0x1 +#define MX93_PAD_ENET2_RD2__SAI2_MCLK 0x0100 0= x02B0 0x0000 0x2 0x0 +#define MX93_PAD_ENET2_RD2__MQS2_RIGHT 0x0100 0= x02B0 0x0000 0x3 0x0 +#define MX93_PAD_ENET2_RD2__FLEXIO2_FLEXIO26 0x0100 0= x02B0 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_RD2__GPIO4_IO26 0x0100 0= x02B0 0x0000 0x5 0x0 +#define MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3 0x0104 0= x02B4 0x0000 0x0 0x0 +#define MX93_PAD_ENET2_RD3__SPDIF_OUT 0x0104 0= x02B4 0x0000 0x1 0x0 +#define MX93_PAD_ENET2_RD3__SPDIF_IN 0x0104 0= x02B4 0x0454 0x2 0x2 +#define MX93_PAD_ENET2_RD3__MQS2_LEFT 0x0104 0= x02B4 0x0000 0x3 0x0 +#define MX93_PAD_ENET2_RD3__FLEXIO2_FLEXIO27 0x0104 0= x02B4 0x0000 0x4 0x0 +#define MX93_PAD_ENET2_RD3__GPIO4_IO27 0x0104 0= x02B4 0x0000 0x5 0x0 +#define MX93_PAD_SD1_CLK__FLEXIO1_FLEXIO08 0x0108 0= x02B8 0x038C 0x4 0x1 +#define MX93_PAD_SD1_CLK__GPIO3_IO08 0x0108 0= x02B8 0x0000 0x5 0x0 +#define MX93_PAD_SD1_CLK__USDHC1_CLK 0x0108 0= x02B8 0x0000 0x0 0x0 +#define MX93_PAD_SD1_CMD__USDHC1_CMD 0x010C 0= x02BC 0x0000 0x0 0x0 +#define MX93_PAD_SD1_CMD__FLEXIO1_FLEXIO09 0x010C 0= x02BC 0x0390 0x4 0x1 +#define MX93_PAD_SD1_CMD__GPIO3_IO09 0x010C 0= x02BC 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA0__USDHC1_DATA0 0x0110 0= x02C0 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA0__FLEXIO1_FLEXIO10 0x0110 0= x02C0 0x0394 0x4 0x1 +#define MX93_PAD_SD1_DATA0__GPIO3_IO10 0x0110 0= x02C0 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA1__USDHC1_DATA1 0x0114 0= x02C4 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA1__FLEXIO1_FLEXIO11 0x0114 0= x02C4 0x0398 0x4 0x1 +#define MX93_PAD_SD1_DATA1__GPIO3_IO11 0x0114 0= x02C4 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA1__CCMSRCGPCMIX_INT_BOOT 0x0114 0= x02C4 0x0000 0x6 0x0 +#define MX93_PAD_SD1_DATA2__USDHC1_DATA2 0x0118 0= x02C8 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA2__FLEXIO1_FLEXIO12 0x0118 0= x02C8 0x0000 0x4 0x0 +#define MX93_PAD_SD1_DATA2__GPIO3_IO12 0x0118 0= x02C8 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA2__CCMSRCGPCMIX_PMIC_READY 0x0118 0= x02C8 0x0000 0x6 0x0 +#define MX93_PAD_SD1_DATA3__USDHC1_DATA3 0x011C 0= x02CC 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA3__FLEXSPI1_A_SS1_B 0x011C 0= x02CC 0x0000 0x1 0x0 +#define MX93_PAD_SD1_DATA3__FLEXIO1_FLEXIO13 0x011C 0= x02CC 0x039C 0x4 0x1 +#define MX93_PAD_SD1_DATA3__GPIO3_IO13 0x011C 0= x02CC 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA4__USDHC1_DATA4 0x0120 0= x02D0 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA4__FLEXSPI1_A_DATA04 0x0120 0= x02D0 0x0000 0x1 0x0 +#define MX93_PAD_SD1_DATA4__FLEXIO1_FLEXIO14 0x0120 0= x02D0 0x03A0 0x4 0x1 +#define MX93_PAD_SD1_DATA4__GPIO3_IO14 0x0120 0= x02D0 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA5__USDHC1_DATA5 0x0124 0= x02D4 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA5__FLEXSPI1_A_DATA05 0x0124 0= x02D4 0x0000 0x1 0x0 +#define MX93_PAD_SD1_DATA5__USDHC1_RESET_B 0x0124 0= x02D4 0x0000 0x2 0x0 +#define MX93_PAD_SD1_DATA5__FLEXIO1_FLEXIO15 0x0124 0= x02D4 0x03A4 0x4 0x1 +#define MX93_PAD_SD1_DATA5__GPIO3_IO15 0x0124 0= x02D4 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA6__USDHC1_DATA6 0x0128 0= x02D8 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA6__FLEXSPI1_A_DATA06 0x0128 0= x02D8 0x0000 0x1 0x0 +#define MX93_PAD_SD1_DATA6__USDHC1_CD_B 0x0128 0= x02D8 0x0000 0x2 0x0 +#define MX93_PAD_SD1_DATA6__FLEXIO1_FLEXIO16 0x0128 0= x02D8 0x03A8 0x4 0x1 +#define MX93_PAD_SD1_DATA6__GPIO3_IO16 0x0128 0= x02D8 0x0000 0x5 0x0 +#define MX93_PAD_SD1_DATA7__USDHC1_DATA7 0x012C 0= x02DC 0x0000 0x0 0x0 +#define MX93_PAD_SD1_DATA7__FLEXSPI1_A_DATA07 0x012C 0= x02DC 0x0000 0x1 0x0 +#define MX93_PAD_SD1_DATA7__USDHC1_WP 0x012C 0= x02DC 0x0000 0x2 0x0 +#define MX93_PAD_SD1_DATA7__FLEXIO1_FLEXIO17 0x012C 0= x02DC 0x03AC 0x4 0x1 +#define MX93_PAD_SD1_DATA7__GPIO3_IO17 0x012C 0= x02DC 0x0000 0x5 0x0 +#define MX93_PAD_SD1_STROBE__USDHC1_STROBE 0x0130 0= x02E0 0x0000 0x0 0x0 +#define MX93_PAD_SD1_STROBE__FLEXSPI1_A_DQS 0x0130 0= x02E0 0x0000 0x1 0x0 +#define MX93_PAD_SD1_STROBE__FLEXIO1_FLEXIO18 0x0130 0= x02E0 0x03B0 0x4 0x1 +#define MX93_PAD_SD1_STROBE__GPIO3_IO18 0x0130 0= x02E0 0x0000 0x5 0x0 +#define MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x0134 0= x02E4 0x0000 0x0 0x0 +#define MX93_PAD_SD2_VSELECT__USDHC2_WP 0x0134 0= x02E4 0x0000 0x1 0x0 +#define MX93_PAD_SD2_VSELECT__LPTMR2_ALT3 0x0134 0= x02E4 0x0410 0x2 0x1 +#define MX93_PAD_SD2_VSELECT__FLEXIO1_FLEXIO19 0x0134 0= x02E4 0x0000 0x4 0x0 +#define MX93_PAD_SD2_VSELECT__GPIO3_IO19 0x0134 0= x02E4 0x0000 0x5 0x0 +#define MX93_PAD_SD2_VSELECT__CCMSRCGPCMIX_EXT_CLK1 0x0134 0= x02E4 0x0368 0x6 0x0 +#define MX93_PAD_SD3_CLK__USDHC3_CLK 0x0138 0= x02E8 0x0458 0x0 0x1 +#define MX93_PAD_SD3_CLK__FLEXSPI1_A_SCLK 0x0138 0= x02E8 0x0000 0x1 0x0 +#define MX93_PAD_SD3_CLK__FLEXIO1_FLEXIO20 0x0138 0= x02E8 0x03B4 0x4 0x1 +#define MX93_PAD_SD3_CLK__GPIO3_IO20 0x0138 0= x02E8 0x0000 0x5 0x0 +#define MX93_PAD_SD3_CMD__USDHC3_CMD 0x013C 0= x02EC 0x045C 0x0 0x1 +#define MX93_PAD_SD3_CMD__FLEXSPI1_A_SS0_B 0x013C 0= x02EC 0x0000 0x1 0x0 +#define MX93_PAD_SD3_CMD__FLEXIO1_FLEXIO21 0x013C 0= x02EC 0x0000 0x4 0x0 +#define MX93_PAD_SD3_CMD__GPIO3_IO21 0x013C 0= x02EC 0x0000 0x5 0x0 +#define MX93_PAD_SD3_DATA0__USDHC3_DATA0 0x0140 0= x02F0 0x0460 0x0 0x1 +#define MX93_PAD_SD3_DATA0__FLEXSPI1_A_DATA00 0x0140 0= x02F0 0x0000 0x1 0x0 +#define MX93_PAD_SD3_DATA0__FLEXIO1_FLEXIO22 0x0140 0= x02F0 0x03B8 0x4 0x1 +#define MX93_PAD_SD3_DATA0__GPIO3_IO22 0x0140 0= x02F0 0x0000 0x5 0x0 +#define MX93_PAD_SD3_DATA1__USDHC3_DATA1 0x0144 0= x02F4 0x0464 0x0 0x1 +#define MX93_PAD_SD3_DATA1__FLEXSPI1_A_DATA01 0x0144 0= x02F4 0x0000 0x1 0x0 +#define MX93_PAD_SD3_DATA1__FLEXIO1_FLEXIO23 0x0144 0= x02F4 0x03BC 0x4 0x1 +#define MX93_PAD_SD3_DATA1__GPIO3_IO23 0x0144 0= x02F4 0x0000 0x5 0x0 +#define MX93_PAD_SD3_DATA2__USDHC3_DATA2 0x0148 0= x02F8 0x0468 0x0 0x1 +#define MX93_PAD_SD3_DATA2__FLEXSPI1_A_DATA02 0x0148 0= x02F8 0x0000 0x1 0x0 +#define MX93_PAD_SD3_DATA2__FLEXIO1_FLEXIO24 0x0148 0= x02F8 0x03C0 0x4 0x1 +#define MX93_PAD_SD3_DATA2__GPIO3_IO24 0x0148 0= x02F8 0x0000 0x5 0x0 +#define MX93_PAD_SD3_DATA3__USDHC3_DATA3 0x014C 0= x02FC 0x046C 0x0 0x1 +#define MX93_PAD_SD3_DATA3__FLEXSPI1_A_DATA03 0x014C 0= x02FC 0x0000 0x1 0x0 +#define MX93_PAD_SD3_DATA3__FLEXIO1_FLEXIO25 0x014C 0= x02FC 0x03C4 0x4 0x1 +#define MX93_PAD_SD3_DATA3__GPIO3_IO25 0x014C 0= x02FC 0x0000 0x5 0x0 +#define MX93_PAD_SD2_CD_B__USDHC2_CD_B 0x0150 0= x0300 0x0000 0x0 0x0 +#define MX93_PAD_SD2_CD_B__ENET_QOS_1588_EVENT0_IN 0x0150 0= x0300 0x0000 0x1 0x0 +#define MX93_PAD_SD2_CD_B__I3C2_SCL 0x0150 0= x0300 0x03CC 0x2 0x1 +#define MX93_PAD_SD2_CD_B__FLEXIO1_FLEXIO00 0x0150 0= x0300 0x036C 0x4 0x1 +#define MX93_PAD_SD2_CD_B__GPIO3_IO00 0x0150 0= x0300 0x0000 0x5 0x0 +#define MX93_PAD_SD2_CLK__USDHC2_CLK 0x0154 0= x0304 0x0000 0x0 0x0 +#define MX93_PAD_SD2_CLK__ENET_QOS_1588_EVENT0_OUT 0x0154 0= x0304 0x0000 0x1 0x0 +#define MX93_PAD_SD2_CLK__I3C2_SDA 0x0154 0= x0304 0x03D0 0x2 0x1 +#define MX93_PAD_SD2_CLK__FLEXIO1_FLEXIO01 0x0154 0= x0304 0x0370 0x4 0x1 +#define MX93_PAD_SD2_CLK__GPIO3_IO01 0x0154 0= x0304 0x0000 0x5 0x0 +#define MX93_PAD_SD2_CLK__CCMSRCGPCMIX_OBSERVE0 0x0154 0= x0304 0x0000 0x6 0x0 +#define MX93_PAD_SD2_CMD__USDHC2_CMD 0x0158 0= x0308 0x0000 0x0 0x0 +#define MX93_PAD_SD2_CMD__ENET1_1588_EVENT0_IN 0x0158 0= x0308 0x0000 0x1 0x0 +#define MX93_PAD_SD2_CMD__I3C2_PUR 0x0158 0= x0308 0x0000 0x2 0x0 +#define MX93_PAD_SD2_CMD__I3C2_PUR_B 0x0158 0= x0308 0x0000 0x3 0x0 +#define MX93_PAD_SD2_CMD__FLEXIO1_FLEXIO02 0x0158 0= x0308 0x0374 0x4 0x1 +#define MX93_PAD_SD2_CMD__GPIO3_IO02 0x0158 0= x0308 0x0000 0x5 0x0 +#define MX93_PAD_SD2_CMD__CCMSRCGPCMIX_OBSERVE1 0x0158 0= x0308 0x0000 0x6 0x0 +#define MX93_PAD_SD2_DATA0__USDHC2_DATA0 0x015C 0= x030C 0x0000 0x0 0x0 +#define MX93_PAD_SD2_DATA0__ENET1_1588_EVENT0_OUT 0x015C 0= x030C 0x0000 0x1 0x0 +#define MX93_PAD_SD2_DATA0__CAN2_TX 0x015C 0= x030C 0x0000 0x2 0x0 +#define MX93_PAD_SD2_DATA0__FLEXIO1_FLEXIO03 0x015C 0= x030C 0x0378 0x4 0x1 +#define MX93_PAD_SD2_DATA0__GPIO3_IO03 0x015C 0= x030C 0x0000 0x5 0x0 +#define MX93_PAD_SD2_DATA0__CCMSRCGPCMIX_OBSERVE2 0x015C 0= x030C 0x0000 0x6 0x0 +#define MX93_PAD_SD2_DATA1__USDHC2_DATA1 0x0160 0= x0310 0x0000 0x0 0x0 +#define MX93_PAD_SD2_DATA1__ENET1_1588_EVENT1_IN 0x0160 0= x0310 0x0000 0x1 0x0 +#define MX93_PAD_SD2_DATA1__CAN2_RX 0x0160 0= x0310 0x0364 0x2 0x3 +#define MX93_PAD_SD2_DATA1__FLEXIO1_FLEXIO04 0x0160 0= x0310 0x037C 0x4 0x1 +#define MX93_PAD_SD2_DATA1__GPIO3_IO04 0x0160 0= x0310 0x0000 0x5 0x0 +#define MX93_PAD_SD2_DATA1__CCMSRCGPCMIX_WAIT 0x0160 0= x0310 0x0000 0x6 0x0 +#define MX93_PAD_SD2_DATA2__USDHC2_DATA2 0x0164 0= x0314 0x0000 0x0 0x0 +#define MX93_PAD_SD2_DATA2__ENET1_1588_EVENT1_OUT 0x0164 0= x0314 0x0000 0x1 0x0 +#define MX93_PAD_SD2_DATA2__MQS2_RIGHT 0x0164 0= x0314 0x0000 0x2 0x0 +#define MX93_PAD_SD2_DATA2__FLEXIO1_FLEXIO05 0x0164 0= x0314 0x0380 0x4 0x1 +#define MX93_PAD_SD2_DATA2__GPIO3_IO05 0x0164 0= x0314 0x0000 0x5 0x0 +#define MX93_PAD_SD2_DATA2__CCMSRCGPCMIX_STOP 0x0164 0= x0314 0x0000 0x6 0x0 +#define MX93_PAD_SD2_DATA3__USDHC2_DATA3 0x0168 0= x0318 0x0000 0x0 0x0 +#define MX93_PAD_SD2_DATA3__LPTMR2_ALT1 0x0168 0= x0318 0x0408 0x1 0x1 +#define MX93_PAD_SD2_DATA3__MQS2_LEFT 0x0168 0= x0318 0x0000 0x2 0x0 +#define MX93_PAD_SD2_DATA3__FLEXIO1_FLEXIO06 0x0168 0= x0318 0x0384 0x4 0x1 +#define MX93_PAD_SD2_DATA3__GPIO3_IO06 0x0168 0= x0318 0x0000 0x5 0x0 +#define MX93_PAD_SD2_DATA3__CCMSRCGPCMIX_EARLY_RESET 0x0168 0= x0318 0x0000 0x6 0x0 +#define MX93_PAD_SD2_RESET_B__USDHC2_RESET_B 0x016C 0= x031C 0x0000 0x0 0x0 +#define MX93_PAD_SD2_RESET_B__LPTMR2_ALT2 0x016C 0= x031C 0x040C 0x1 0x1 +#define MX93_PAD_SD2_RESET_B__FLEXIO1_FLEXIO07 0x016C 0= x031C 0x0388 0x4 0x1 +#define MX93_PAD_SD2_RESET_B__GPIO3_IO07 0x016C 0= x031C 0x0000 0x5 0x0 +#define MX93_PAD_SD2_RESET_B__CCMSRCGPCMIX_SYSTEM_RESET 0x016C 0= x031C 0x0000 0x6 0x0 +#define MX93_PAD_I2C1_SCL__LPI2C1_SCL 0x0170 0= x0320 0x0000 0x10 0x0 +#define MX93_PAD_I2C1_SCL__I3C1_SCL 0x0170 0= x0320 0x0000 0x1 0x0 +#define MX93_PAD_I2C1_SCL__LPUART1_DCB_B 0x0170 0= x0320 0x0000 0x2 0x0 +#define MX93_PAD_I2C1_SCL__TPM2_CH0 0x0170 0= x0320 0x0000 0x3 0x0 +#define MX93_PAD_I2C1_SCL__GPIO1_IO00 0x0170 0= x0320 0x0000 0x5 0x0 +#define MX93_PAD_I2C1_SDA__LPI2C1_SDA 0x0174 0= x0324 0x0000 0x10 0x0 +#define MX93_PAD_I2C1_SDA__I3C1_SDA 0x0174 0= x0324 0x0000 0x1 0x0 +#define MX93_PAD_I2C1_SDA__LPUART1_RIN_B 0x0174 0= x0324 0x0000 0x2 0x0 +#define MX93_PAD_I2C1_SDA__TPM2_CH1 0x0174 0= x0324 0x0000 0x3 0x0 +#define MX93_PAD_I2C1_SDA__GPIO1_IO01 0x0174 0= x0324 0x0000 0x5 0x0 +#define MX93_PAD_I2C2_SCL__LPI2C2_SCL 0x0178 0= x0328 0x0000 0x10 0x0 +#define MX93_PAD_I2C2_SCL__I3C1_PUR 0x0178 0= x0328 0x0000 0x1 0x0 +#define MX93_PAD_I2C2_SCL__LPUART2_DCB_B 0x0178 0= x0328 0x0000 0x2 0x0 +#define MX93_PAD_I2C2_SCL__TPM2_CH2 0x0178 0= x0328 0x0000 0x3 0x0 +#define MX93_PAD_I2C2_SCL__SAI1_RX_SYNC 0x0178 0= x0328 0x0000 0x4 0x0 +#define MX93_PAD_I2C2_SCL__GPIO1_IO02 0x0178 0= x0328 0x0000 0x5 0x0 +#define MX93_PAD_I2C2_SCL__I3C1_PUR_B 0x0178 0= x0328 0x0000 0x6 0x0 +#define MX93_PAD_I2C2_SDA__LPI2C2_SDA 0x017C 0= x032C 0x0000 0x10 0x0 +#define MX93_PAD_I2C2_SDA__LPUART2_RIN_B 0x017C 0= x032C 0x0000 0x2 0x0 +#define MX93_PAD_I2C2_SDA__TPM2_CH3 0x017C 0= x032C 0x0000 0x3 0x0 +#define MX93_PAD_I2C2_SDA__SAI1_RX_BCLK 0x017C 0= x032C 0x0000 0x4 0x0 +#define MX93_PAD_I2C2_SDA__GPIO1_IO03 0x017C 0= x032C 0x0000 0x5 0x0 +#define MX93_PAD_UART1_RXD__LPUART1_RX 0x0180 0= x0330 0x0000 0x0 0x0 +#define MX93_PAD_UART1_RXD__S400_UART_RX 0x0180 0= x0330 0x0000 0x1 0x0 +#define MX93_PAD_UART1_RXD__LPSPI2_SIN 0x0180 0= x0330 0x0000 0x2 0x0 +#define MX93_PAD_UART1_RXD__TPM1_CH0 0x0180 0= x0330 0x0000 0x3 0x0 +#define MX93_PAD_UART1_RXD__GPIO1_IO04 0x0180 0= x0330 0x0000 0x5 0x0 +#define MX93_PAD_UART1_TXD__LPUART1_TX 0x0184 0= x0334 0x0000 0x0 0x0 +#define MX93_PAD_UART1_TXD__S400_UART_TX 0x0184 0= x0334 0x0000 0x1 0x0 +#define MX93_PAD_UART1_TXD__LPSPI2_PCS0 0x0184 0= x0334 0x0000 0x2 0x0 +#define MX93_PAD_UART1_TXD__TPM1_CH1 0x0184 0= x0334 0x0000 0x3 0x0 +#define MX93_PAD_UART1_TXD__GPIO1_IO05 0x0184 0= x0334 0x0000 0x5 0x0 +#define MX93_PAD_UART2_RXD__LPUART2_RX 0x0188 0= x0338 0x0000 0x0 0x0 +#define MX93_PAD_UART2_RXD__LPUART1_CTS_B 0x0188 0= x0338 0x0000 0x1 0x0 +#define MX93_PAD_UART2_RXD__LPSPI2_SOUT 0x0188 0= x0338 0x0000 0x2 0x0 +#define MX93_PAD_UART2_RXD__TPM1_CH2 0x0188 0= x0338 0x0000 0x3 0x0 +#define MX93_PAD_UART2_RXD__SAI1_MCLK 0x0188 0= x0338 0x0448 0x4 0x0 +#define MX93_PAD_UART2_RXD__GPIO1_IO06 0x0188 0= x0338 0x0000 0x5 0x0 +#define MX93_PAD_UART2_TXD__LPUART2_TX 0x018C 0= x033C 0x0000 0x0 0x0 +#define MX93_PAD_UART2_TXD__LPUART1_RTS_B 0x018C 0= x033C 0x0000 0x1 0x0 +#define MX93_PAD_UART2_TXD__LPSPI2_SCK 0x018C 0= x033C 0x0000 0x2 0x0 +#define MX93_PAD_UART2_TXD__TPM1_CH3 0x018C 0= x033C 0x0000 0x3 0x0 +#define MX93_PAD_UART2_TXD__GPIO1_IO07 0x018C 0= x033C 0x0000 0x5 0x0 +#define MX93_PAD_PDM_CLK__PDM_CLK 0x0190 0= x0340 0x0000 0x0 0x0 +#define MX93_PAD_PDM_CLK__MQS1_LEFT 0x0190 0= x0340 0x0000 0x1 0x0 +#define MX93_PAD_PDM_CLK__LPTMR1_ALT1 0x0190 0= x0340 0x0000 0x4 0x0 +#define MX93_PAD_PDM_CLK__GPIO1_IO08 0x0190 0= x0340 0x0000 0x5 0x0 +#define MX93_PAD_PDM_CLK__CAN1_TX 0x0190 0= x0340 0x0000 0x6 0x0 +#define MX93_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM00 0x0194 0= x0344 0x0438 0x0 0x2 +#define MX93_PAD_PDM_BIT_STREAM0__MQS1_RIGHT 0x0194 0= x0344 0x0000 0x1 0x0 +#define MX93_PAD_PDM_BIT_STREAM0__LPSPI1_PCS1 0x0194 0= x0344 0x0000 0x2 0x0 +#define MX93_PAD_PDM_BIT_STREAM0__TPM1_EXTCLK 0x0194 0= x0344 0x0000 0x3 0x0 +#define MX93_PAD_PDM_BIT_STREAM0__LPTMR1_ALT2 0x0194 0= x0344 0x0000 0x4 0x0 +#define MX93_PAD_PDM_BIT_STREAM0__GPIO1_IO09 0x0194 0= x0344 0x0000 0x5 0x0 +#define MX93_PAD_PDM_BIT_STREAM0__CAN1_RX 0x0194 0= x0344 0x0360 0x6 0x0 +#define MX93_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM01 0x0198 0= x0348 0x043C 0x0 0x2 +#define MX93_PAD_PDM_BIT_STREAM1__NMI_GLUE_NMI 0x0198 0= x0348 0x0000 0x1 0x0 +#define MX93_PAD_PDM_BIT_STREAM1__LPSPI2_PCS1 0x0198 0= x0348 0x0000 0x2 0x0 +#define MX93_PAD_PDM_BIT_STREAM1__TPM2_EXTCLK 0x0198 0= x0348 0x0000 0x3 0x0 +#define MX93_PAD_PDM_BIT_STREAM1__LPTMR1_ALT3 0x0198 0= x0348 0x0000 0x4 0x0 +#define MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10 0x0198 0= x0348 0x0000 0x5 0x0 +#define MX93_PAD_PDM_BIT_STREAM1__CCMSRCGPCMIX_EXT_CLK1 0x0198 0= x0348 0x0368 0x6 0x1 +#define MX93_PAD_SAI1_TXFS__SAI1_TX_SYNC 0x019C 0= x034C 0x0000 0x0 0x0 +#define MX93_PAD_SAI1_TXFS__SAI1_TX_DATA01 0x019C 0= x034C 0x0000 0x1 0x0 +#define MX93_PAD_SAI1_TXFS__LPSPI1_PCS0 0x019C 0= x034C 0x0000 0x2 0x0 +#define MX93_PAD_SAI1_TXFS__LPUART2_DTR_B 0x019C 0= x034C 0x0000 0x3 0x0 +#define MX93_PAD_SAI1_TXFS__MQS1_LEFT 0x019C 0= x034C 0x0000 0x4 0x0 +#define MX93_PAD_SAI1_TXFS__GPIO1_IO11 0x019C 0= x034C 0x0000 0x5 0x0 +#define MX93_PAD_SAI1_TXC__SAI1_TX_BCLK 0x01A0 0= x0350 0x0000 0x0 0x0 +#define MX93_PAD_SAI1_TXC__LPUART2_CTS_B 0x01A0 0= x0350 0x0000 0x1 0x0 +#define MX93_PAD_SAI1_TXC__LPSPI1_SIN 0x01A0 0= x0350 0x0000 0x2 0x0 +#define MX93_PAD_SAI1_TXC__LPUART1_DSR_B 0x01A0 0= x0350 0x0000 0x3 0x0 +#define MX93_PAD_SAI1_TXC__CAN1_RX 0x01A0 0= x0350 0x0360 0x4 0x1 +#define MX93_PAD_SAI1_TXC__GPIO1_IO12 0x01A0 0= x0350 0x0000 0x5 0x0 +#define MX93_PAD_SAI1_TXD0__SAI1_TX_DATA00 0x01A4 0= x0354 0x0000 0x0 0x0 +#define MX93_PAD_SAI1_TXD0__LPUART2_RTS_B 0x01A4 0= x0354 0x0000 0x1 0x0 +#define MX93_PAD_SAI1_TXD0__LPSPI1_SCK 0x01A4 0= x0354 0x0000 0x2 0x0 +#define MX93_PAD_SAI1_TXD0__LPUART1_DTR_B 0x01A4 0= x0354 0x0000 0x3 0x0 +#define MX93_PAD_SAI1_TXD0__CAN1_TX 0x01A4 0= x0354 0x0000 0x4 0x0 +#define MX93_PAD_SAI1_TXD0__GPIO1_IO13 0x01A4 0= x0354 0x0000 0x5 0x0 +#define MX93_PAD_SAI1_RXD0__SAI1_RX_DATA00 0x01A8 0= x0358 0x0000 0x0 0x0 +#define MX93_PAD_SAI1_RXD0__SAI1_MCLK 0x01A8 0= x0358 0x0448 0x1 0x1 +#define MX93_PAD_SAI1_RXD0__LPSPI1_SOUT 0x01A8 0= x0358 0x0000 0x2 0x0 +#define MX93_PAD_SAI1_RXD0__LPUART2_DSR_B 0x01A8 0= x0358 0x0000 0x3 0x0 +#define MX93_PAD_SAI1_RXD0__MQS1_RIGHT 0x01A8 0= x0358 0x0000 0x4 0x0 +#define MX93_PAD_SAI1_RXD0__GPIO1_IO14 0x01A8 0= x0358 0x0000 0x5 0x0 +#define MX93_PAD_WDOG_ANY__WDOG1_WDOG_ANY 0x01AC 0= x035C 0x0000 0x0 0x0 +#define MX93_PAD_WDOG_ANY__GPIO1_IO15 0x01AC 0= x035C 0x0000 0x5 0x0 + +#endif /* __DTS_IMX93_PINFUNC_H */ diff --git a/arch/arm64/boot/dts/freescale/imx93.dtsi b/arch/arm64/boot/dts= /freescale/imx93.dtsi new file mode 100644 index 000000000000..f83a07c7c9b1 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx93.dtsi @@ -0,0 +1,334 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 NXP + */ + +#include +#include +#include +#include + +#include "imx93-pinfunc.h" + +/ { + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + + aliases { + mmc0 =3D &usdhc1; + mmc1 =3D &usdhc2; + mmc2 =3D &usdhc3; + serial0 =3D &lpuart1; + serial1 =3D &lpuart2; + serial2 =3D &lpuart3; + serial3 =3D &lpuart4; + serial4 =3D &lpuart5; + serial5 =3D &lpuart6; + serial6 =3D &lpuart7; + serial7 =3D &lpuart8; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + A55_0: cpu@0 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x0>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + }; + + A55_1: cpu@100 { + device_type =3D "cpu"; + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + enable-method =3D "psci"; + #cooling-cells =3D <2>; + }; + + }; + + osc_32k: clock-osc-32k { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <32768>; + clock-output-names =3D "osc_32k"; + }; + + osc_24m: clock-osc-24m { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <24000000>; + clock-output-names =3D "osc_24m"; + }; + + clk_ext1: clock-ext1 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <133000000>; + clock-output-names =3D "clk_ext1"; + }; + + psci { + compatible =3D "arm,psci-1.0"; + method =3D "smc"; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts =3D , + , + , + ; + clock-frequency =3D <24000000>; + arm,no-tick-in-suspend; + interrupt-parent =3D <&gic>; + }; + + gic: interrupt-controller@48000000 { + compatible =3D "arm,gic-v3"; + reg =3D <0 0x48000000 0 0x10000>, + <0 0x48040000 0 0xc0000>; + #interrupt-cells =3D <3>; + interrupt-controller; + interrupts =3D ; + interrupt-parent =3D <&gic>; + }; + + soc@0 { + compatible =3D "simple-bus"; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges =3D <0x0 0x0 0x0 0x80000000>, + <0x28000000 0x0 0x28000000 0x10000000>; + + aips1: bus@44000000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x44000000 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + mu1: mailbox@44230000 { + compatible =3D "fsl,imx93-mu", "fsl,imx8ulp-mu"; + reg =3D <0x44230000 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + system_counter: timer@44290000 { + compatible =3D "nxp,sysctr-timer"; + reg =3D <0x44290000 0x30000>; + interrupts =3D ; + clocks =3D <&osc_24m>; + clock-names =3D "per"; + }; + + lpuart1: serial@44380000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x44380000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART1_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + lpuart2: serial@44390000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x44390000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART2_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + iomuxc: pinctrl@443c0000 { + compatible =3D "fsl,imx93-iomuxc"; + reg =3D <0x443c0000 0x10000>; + status =3D "okay"; + }; + + clk: clock-controller@44450000 { + compatible =3D "fsl,imx93-ccm"; + reg =3D <0x44450000 0x10000>; + #clock-cells =3D <1>; + clocks =3D <&osc_32k>, <&osc_24m>, <&clk_ext1>; + clock-names =3D "osc_32k", "osc_24m", "clk_ext1"; + status =3D "okay"; + }; + + anatop: anatop@44480000 { + compatible =3D "fsl,imx93-anatop", "syscon"; + reg =3D <0x44480000 0x10000>; + }; + }; + + aips2: bus@42000000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x42000000 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + mu2: mailbox@42440000 { + compatible =3D "fsl,imx93-mu", "fsl,imx8ulp-mu"; + reg =3D <0x42440000 0x10000>; + interrupts =3D ; + #mbox-cells =3D <2>; + status =3D "disabled"; + }; + + lpuart3: serial@42570000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x42570000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART3_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + lpuart4: serial@42580000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x42580000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART4_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + lpuart5: serial@42590000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x42590000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART5_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + lpuart6: serial@425a0000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x425a0000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART6_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + lpuart7: serial@42690000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x42690000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART7_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + + lpuart8: serial@426a0000 { + compatible =3D "fsl,imx93-lpuart", "fsl,imx7ulp-lpuart"; + reg =3D <0x426a0000 0x1000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_LPUART8_GATE>; + clock-names =3D "ipg"; + status =3D "disabled"; + }; + }; + + aips3: bus@42800000 { + compatible =3D "fsl,aips-bus", "simple-bus"; + reg =3D <0x42800000 0x800000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + usdhc1: mmc@42850000 { + compatible =3D "fsl,imx93-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42850000 0x10000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_DUMMY>, + <&clk IMX93_CLK_DUMMY>, + <&clk IMX93_CLK_USDHC1_GATE>; + clock-names =3D "ipg", "ahb", "per"; + bus-width =3D <8>; + fsl,tuning-start-tap =3D <20>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + + usdhc2: mmc@42860000 { + compatible =3D "fsl,imx93-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x42860000 0x10000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_DUMMY>, + <&clk IMX93_CLK_DUMMY>, + <&clk IMX93_CLK_USDHC2_GATE>; + clock-names =3D "ipg", "ahb", "per"; + bus-width =3D <4>; + fsl,tuning-start-tap =3D <20>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + + usdhc3: mmc@428b0000 { + compatible =3D "fsl,imx93-usdhc", "fsl,imx8mm-usdhc"; + reg =3D <0x428b0000 0x10000>; + interrupts =3D ; + clocks =3D <&clk IMX93_CLK_DUMMY>, + <&clk IMX93_CLK_DUMMY>, + <&clk IMX93_CLK_USDHC3_GATE>; + clock-names =3D "ipg", "ahb", "per"; + bus-width =3D <4>; + fsl,tuning-start-tap =3D <20>; + fsl,tuning-step=3D <2>; + status =3D "disabled"; + }; + }; + + gpio2: gpio@43810080 { + compatible =3D "fsl,imx93-gpio", "fsl,imx7ulp-gpio"; + reg =3D <0x43810080 0x1000>, <0x43810040 0x40>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-ranges =3D <&iomuxc 0 32 32>; + }; + + gpio3: gpio@43820080 { + compatible =3D "fsl,imx93-gpio", "fsl,imx7ulp-gpio"; + reg =3D <0x43820080 0x1000>, <0x43820040 0x40>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-ranges =3D <&iomuxc 0 64 32>; + }; + + gpio4: gpio@43830080 { + compatible =3D "fsl,imx93-gpio", "fsl,imx7ulp-gpio"; + reg =3D <0x43830080 0x1000>, <0x43830040 0x40>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-ranges =3D <&iomuxc 0 96 32>; + }; + + gpio1: gpio@47400080 { + compatible =3D "fsl,imx93-gpio", "fsl,imx7ulp-gpio"; + reg =3D <0x47400080 0x1000>, <0x47400040 0x40>; + gpio-controller; + #gpio-cells =3D <2>; + interrupts =3D ; + interrupt-controller; + #interrupt-cells =3D <2>; + gpio-ranges =3D <&iomuxc 0 0 32>; + }; + }; +}; --=20 2.25.1 From nobody Fri May 8 05:17:33 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DE89AC433FE for ; Tue, 10 May 2022 09:38:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239073AbiEJJm0 (ORCPT ); Tue, 10 May 2022 05:42:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35604 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238996AbiEJJmS (ORCPT ); Tue, 10 May 2022 05:42:18 -0400 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2040.outbound.protection.outlook.com [40.107.20.40]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 45BA636B52; Tue, 10 May 2022 02:38:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=N97D7lYk/JkxWcGpf0VI9ZGMeZvIOwI/G0DUUFOb63zfCvrQA2kpW5ZGvp//yrHfTxDm8Dv23pYH4OBMCMiYkLQ1QrfO6BkeW1C/FZrKxdtd9tOgP2maWjlUC6NoWh/BsXj+Cj2nK29b28eVHg+RWUA85GRCTGYYcoIHMkNibQWxswvMTqsk9qKJcYx3RM68fMWQZ80rz/aZpV1NV2+59FJQD5rs2+geH9iqjbdj3ZQWze7+gSAhu5UEQzCtSRunN8SarhPUNIME0Nsq5PCZkA1WezFniD8UZ7b522HLkwpvqQM6sDRvHfNpeISruvC/+fbyegKapHqfnUJaLSlJJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=POqLW0V4gZ4OP514nVxbs033KxW/HALly6POnQWGx90=; b=brQfsPFrvuNNCJHtkCaBqAIQXadgyoGX7RV+tuIcSjfCpQdO0ZvUTygFml6BwnvZ4yPQ1cQnFaJLWv0f1xEWCBz3IL62p5ZDxZVNX+FKHjehyx+DOMhcQKqbetQUkwcRC/+4pSfbIFEsxCNIvpBliC0E/B2VYSVDt/M3gyRcXfxQkD8lwzEnmErQhnQVefTwigNx8zI4CfhcivASZIs/rcXf4hcStuF+6X5lHQ8KTvHNJqgsfOFJ1C1tgnnTHB4OpF2m6iCrki+whHfwtX/eTdD31wiCxsazL/C7ywMiqnivMcv4TxHrFysa/i9CZXHJuiy2mxUGCKy29VRP7YkaHg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=POqLW0V4gZ4OP514nVxbs033KxW/HALly6POnQWGx90=; b=LD9+18YnfaIPZpjoHVDd61mdFxJvJZcjIkhbGCL1JoY72fjnMfzUHAmXdoiR5QCGe5Q0FIgRvZluKlxAzCpBkPeJ8PmQCQSG+O4oSLP8Gmr7HZAx0CZkTre3AEOJCeQGPbve/crFISCPF3WkYLbwn0B8IiD+PBOxoIR2ORDVpSg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AS1PR04MB9406.eurprd04.prod.outlook.com (2603:10a6:20b:4da::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5227.23; Tue, 10 May 2022 09:38:15 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420%6]) with mapi id 15.20.5227.023; Tue, 10 May 2022 09:38:15 +0000 From: "Peng Fan (OSS)" To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Peng Fan , Dong Aisheng Subject: [PATCH V5 3/4] arm64: dts: freescale: add i.MX93 11x11 EVK basic support Date: Tue, 10 May 2022 17:39:45 +0800 Message-Id: <20220510093946.335036-4-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220510093946.335036-1-peng.fan@oss.nxp.com> References: <20220510093946.335036-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0017.apcprd02.prod.outlook.com (2603:1096:4:194::17) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5370c134-1397-4607-f9d7-08da3268ce83 X-MS-TrafficTypeDiagnostic: AS1PR04MB9406:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 6Go2oP00fjGcbdzH5KD1BShBaaiOwl+8+TMd0x17z0gwCkKzAP11xvn6czmxeBiyvHsJC4Qn8/T4LYzPQMc2BjPX+mF3q4kcJNoAyuIbLufC8CAlWgSnq7JZ3s72vD9GZB4JIdXFJhl4eZqvEw3EZd8PNyt/I2NcFN1sfDjEjbNGxsf14/+nYxH6pSk336JL2MjiabVwgWmuqk/M8PQPCTRUzedxoDmGzPu8ayru4IsUuNiYglIcQwioO8qNH6gqq616vquliEG7zhoA8RuUekAXdZPc0Nsw3tr8RbCpg34NNcS3p4lRbqhVNq8pkueN92kIedOsuarDg08hRtKXkmzv0aBDn5ovhJVZRCr/NjX6d6idvPoHWVyCPot5r2VVNVNgLO72HDASMBiIfstXB2zaWUEztTX4YyHDQdyRAIPLvLl447qy8Gu359pH8psX7RPIESADm4aGlTcukHFVXL7956J9txK2OjQ9wKodbentWfG5Btm2FJT88Ew9Y1nGtytt5k3/A9IZ7saPPOgXOB41vyYs55McD4+zfgJr99sO58zcFkBbLLC64lhwMEWk0M3KXuVcfH9QAt6COTcqoxoJsPfPELznvmmCAHgBXPkgKnCddhsR627FIR5B8q6ckNcARN2fwHXhZcRilzJ6U/JFXopvEsK7jTfD94kKtqqtn+kJtY3/Xz+fjWahnRV46HwetuwJXFfuhiXL/kpjHGLeCB6KKgZmV4fuKjgizWE= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(8936002)(316002)(2906002)(5660300002)(54906003)(38100700002)(38350700002)(4326008)(6506007)(8676002)(66556008)(66476007)(66946007)(52116002)(6512007)(1076003)(6486002)(186003)(26005)(2616005)(508600001)(6666004)(86362001)(473944003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?NFUwKGfK4s4mO7Y4SEd+5Xn4uwYP5dezWr3H+E7XqKYJI20nLVJEEpqvj0Bp?= =?us-ascii?Q?O5IW3YlGU078BsrguUh+ogic9B88vu+o1gvqwgJi8LmzVdRgg4zB7GC4SXrb?= =?us-ascii?Q?25YKKjAY9CKj3oF1oDa97STmwUr9heBa0zkUoW08KyoH3K189WYEgIHIxmsW?= =?us-ascii?Q?0m9wIcJrLGcGPZpYbpOR3QgHPWrpemQSrxiL2AUQ1wKRrPdQYHkTy+KnxWUa?= =?us-ascii?Q?x5iUgX9NyhuQae76tXDDd3F4OAERs3fpSA6u9jBUPW3ocH0jbGzTZ/Jjdsfd?= =?us-ascii?Q?zwdNse6RhW43GyECR4cM8dl+e5RgxPclBOv7k4AaZmN4DYhjhNVVwEK4kWAI?= =?us-ascii?Q?TDFGFzZTyicDbDst5/mOQuplA6FtqxcCnPYm5CJJozP1Yc6lEWXn5n5xwKRW?= =?us-ascii?Q?UJw1lfyPqUcz1JUJwMRmTIaeafZO85oLO5rJU8PYbESVuJmC9PQX9d9quNKj?= =?us-ascii?Q?Zqm+1B5kI/cOiwBHAdSQ4+fZAQogGPzdlemSl3vBD5H34dbjH/zn5+M4dPjs?= =?us-ascii?Q?g3aEDx9+b4SHXGy8grH3AEFvbKoURD4owXMdXIDzS1aMcTJ4RZIycJ1U7ksA?= =?us-ascii?Q?MSp7XySvCLQ4DPN1kiVhcuHZkFmNfcWrqpenAXw0M8F1+tTAYJZLJF/d8P6K?= =?us-ascii?Q?fGSgoBeZPYfDTKY843uKCx2DtKuUFFJI3/AzwbACHOsO6cp53vCFsF/HnR+o?= =?us-ascii?Q?G95+G9spoF9ASAKvUZdMDCE4rMqQfkESL60ZHalNbOb3L2x34xfb8wSCCRoo?= =?us-ascii?Q?XcbQQMSiviDEQh0T7DE6dQyemkoxSjxj65W5i0tEf9imcSqElmV0jQiMHkF7?= =?us-ascii?Q?a6wVEU03Fg6hCkKud2k3Sshtw7hrTABPPzqfkz+IkkYoBmsj8HQcXQtHdb/i?= =?us-ascii?Q?bA6/XXHNb8IT7Lf5n3WphFmHagU9+UdSHgy4ZzGE8mNG6z/3U8vaVzU+sqJM?= =?us-ascii?Q?+0KZANg0eC7oYZbFs5ZtNHOkUyDy9gKn31tLCw6uKSaTPQHqDxJNpnWTH30y?= =?us-ascii?Q?3YdDH/H/1HSQ4FoEMx2p+Dlogy40hFjHRqfFJArTxLOTnY9qacgLsqjBpbe8?= =?us-ascii?Q?RUzqDjGBUQN2AtR9vDG/Mj720yT8KMnXD6pUh7WXCDRg/2cP+4QnvnlUsIUV?= =?us-ascii?Q?Q+OHO/t2ugdXxCyUIz1155mRTh8tqFMyCO/IgyYHr+ipBmFnSqSOAVQZ4cV1?= =?us-ascii?Q?/1nfxD0mUINAPtYhIxCoJjz/5RHMsFc+bh77swhf0EShNrzO7Lm66fJtVEVa?= =?us-ascii?Q?WPo2/Us381HBrjvaofrF9qxtpeGkwP//AhA81fFGKRGIElUobm3hIPZzFccM?= =?us-ascii?Q?sEw4YZVSz7WWwDmMFqGrmF3DB4aiW7vYhLrRkB/8B4cUOH1A///BpcHbu1IH?= =?us-ascii?Q?MdNVOP46bYK9nlHt+dBEE91mWZEOy4cp+cviyIUQE9aX5xIkO8SQ9Wgs+Hxm?= =?us-ascii?Q?JgoOVUDC6n+IYJ5IeNx997bYBI1fZN2GkyuNscTIAMRG5joL8RHc3oFcRtCF?= =?us-ascii?Q?3/eJbzQZxvoa6Qgd+7DTjAFgJjg0F24qI/2YOv0RZexZjnFI3vrZsSz2eI1w?= =?us-ascii?Q?A18zD4ghe/ilHfSrmINEhCi2gFSP6odkojG5Oei6ewVR2aQihgNGYVMdNVfu?= =?us-ascii?Q?TbyJq4MFOsjCJDDkvGTVy87N/bfYRbBvEFI23ug85f0hGoLA6aeBHeIhYZZK?= =?us-ascii?Q?TdEHgL6w9PN5HnW0ZMApD376wAGKr2BYuxD9S8gQnKXNpP29fpVuGnn8AQJD?= =?us-ascii?Q?DN4ySyM7sw=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5370c134-1397-4607-f9d7-08da3268ce83 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2022 09:38:15.1901 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Tr3WKWHUrQaeekZJc33WWdwh/6kxwer5BAMx3hVANOrCo+cJbH37EvAtE/GO1//LCcaDe0LFkJEHqJ2oaO3bdA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9406 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Enable lpuart & SDHC for console and rootfs Reviewed-by: Dong Aisheng Signed-off-by: Peng Fan --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../boot/dts/freescale/imx93-11x11-evk.dts | 130 ++++++++++++++++++ 2 files changed, 131 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx93-11x11-evk.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 238a83e5b8c6..c288bda8aa36 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -107,6 +107,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx8qxp-ai_ml.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8qxp-colibri-eval-v3.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8qxp-mek.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8ulp-evk.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx93-11x11-evk.dtb =20 imx8mm-venice-gw72xx-0x-imx219-dtbs :=3D imx8mm-venice-gw73xx-0x.dtb imx8m= m-venice-gw73xx-0x-imx219.dtbo imx8mm-venice-gw72xx-0x-rs232-rts-dtbs :=3D imx8mm-venice-gw72xx-0x.dtb im= x8mm-venice-gw72xx-0x-rs232-rts.dtbo diff --git a/arch/arm64/boot/dts/freescale/imx93-11x11-evk.dts b/arch/arm64= /boot/dts/freescale/imx93-11x11-evk.dts new file mode 100644 index 000000000000..86ae41a5bd76 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx93-11x11-evk.dts @@ -0,0 +1,130 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright 2022 NXP + */ + +/dts-v1/; + +#include "imx93.dtsi" + +/ { + model =3D "NXP i.MX93 11X11 EVK board"; + compatible =3D "fsl,imx93-11x11-evk", "fsl,imx93"; + + chosen { + stdout-path =3D &lpuart1; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VSD_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio3 7 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; +}; + +&mu1 { + status =3D "okay"; +}; + +&mu2 { + status =3D "okay"; +}; + +&lpuart1 { /* console */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +&usdhc1 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc1>; + pinctrl-1 =3D <&pinctrl_usdhc1>; + pinctrl-2 =3D <&pinctrl_usdhc1>; + bus-width =3D <8>; + non-removable; + status =3D "okay"; +}; + +&usdhc2 { + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio3 00 GPIO_ACTIVE_LOW>; + vmmc-supply =3D <®_usdhc2_vmmc>; + bus-width =3D <4>; + status =3D "okay"; + no-sdio; + no-mmc; +}; + +&iomuxc { + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX93_PAD_UART1_RXD__LPUART1_RX 0x31e + MX93_PAD_UART1_TXD__LPUART1_TX 0x31e + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX93_PAD_UART2_TXD__LPUART2_TX 0x31e + MX93_PAD_UART2_RXD__LPUART2_RX 0x31e + >; + }; + + pinctrl_uart5: uart5grp { + fsl,pins =3D < + MX93_PAD_DAP_TDO_TRACESWO__LPUART5_TX 0x31e + MX93_PAD_DAP_TDI__LPUART5_RX 0x31e + MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x31e + MX93_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B 0x31e + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + MX93_PAD_SD1_CLK__USDHC1_CLK 0x17fe + MX93_PAD_SD1_CMD__USDHC1_CMD 0x13fe + MX93_PAD_SD1_DATA0__USDHC1_DATA0 0x13fe + MX93_PAD_SD1_DATA1__USDHC1_DATA1 0x13fe + MX93_PAD_SD1_DATA2__USDHC1_DATA2 0x13fe + MX93_PAD_SD1_DATA3__USDHC1_DATA3 0x13fe + MX93_PAD_SD1_DATA4__USDHC1_DATA4 0x13fe + MX93_PAD_SD1_DATA5__USDHC1_DATA5 0x13fe + MX93_PAD_SD1_DATA6__USDHC1_DATA6 0x13fe + MX93_PAD_SD1_DATA7__USDHC1_DATA7 0x13fe + MX93_PAD_SD1_STROBE__USDHC1_STROBE 0x17fe + >; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + fsl,pins =3D < + MX93_PAD_SD2_RESET_B__GPIO3_IO07 0x31e + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins =3D < + MX93_PAD_SD2_CD_B__GPIO3_IO00 0x31e + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins =3D < + MX93_PAD_SD2_CLK__USDHC2_CLK 0x17fe + MX93_PAD_SD2_CMD__USDHC2_CMD 0x13fe + MX93_PAD_SD2_DATA0__USDHC2_DATA0 0x13fe + MX93_PAD_SD2_DATA1__USDHC2_DATA1 0x13fe + MX93_PAD_SD2_DATA2__USDHC2_DATA2 0x13fe + MX93_PAD_SD2_DATA3__USDHC2_DATA3 0x13fe + MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e + >; + }; +}; --=20 2.25.1 From nobody Fri May 8 05:17:33 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C3212C433EF for ; Tue, 10 May 2022 09:38:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239080AbiEJJmc (ORCPT ); Tue, 10 May 2022 05:42:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35636 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239021AbiEJJmS (ORCPT ); Tue, 10 May 2022 05:42:18 -0400 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2057.outbound.protection.outlook.com [40.107.20.57]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5EDEC366B1; Tue, 10 May 2022 02:38:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=L+2hd07rwXkk8c/ccYwuIlXYKW2geahyNkWb9WaMDYaQgcMACitCNWW/X2VPmwOHNEmwVjBWCm39WWDtmW5PCn9Z6mlcsa71rkf4BhRJVRfec7f82zvo8nCn+x7RoerCZEpE7k4KUpfB9pwnrivXDfUFTrmj6jWa0guibbTxty4ujDAMGGPpwnURCrEc5iDrAguyZZ1zw1QQ4dF1AnA8hW4YX6bOTijT/Acu3nG51ty4w5IPxAEG4zkadGkb174+VCW1oTGZ+V/ValjGC5hlWFQk4PnMfuj6RWN7ro3YkKhnGHUs+J+jHyonxtf23Km52K4aLShUfgedrNwUPtwr6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oeZHd6gAGQXBin3WoV3PxnViKEVNdTe2/MpTBxxr77w=; b=i9B+7Ul8KGFwQcs4eVj1NsDG10mtUYvcwgWH53vZQoS4E4DG7S/1SgzfjXHOxnFdu/8tAgFNRYtMgz4rt/b0A17nYo1oTujesiLlt8bVUGk8uNPMzvGJ0Cx4X8anbEd5ELDyEVYTs9n6bK1M449ItAK5rjSwX1SdNHCWtifF8bWfI2jKqmf0A3DDMUHiimV0aEK5CG+ElBQNhZqam1DV8OBn5AHfXoGJ0+OPmk2IhNqcUFthH5RZLcn+w6tTXsbRUlyisCu3xWz3VDpIz5P/t7cT19Zetz+r6klloOS6VDbF/r7PteawNveKZWgB1zcQEHEAZGV/ZJ/SsjVIAmSbdw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=oeZHd6gAGQXBin3WoV3PxnViKEVNdTe2/MpTBxxr77w=; b=Chxx2DaaoJpbN67moAe7GQWOsrZ80mIQyoaf6E4Ed7sI7IOttx/aWJZb4sZ52qbpTbqQZiynKbYpqbHbf9lyfuEKR3QtdyAFN4rG69VwQpWwjhEfZrvmk1R9QOE3KlJsw9Mp+Bnm3Za7aGAHJDq2lcB9NeEjmD3tnZOWaGqUdEc= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB6980.eurprd04.prod.outlook.com (2603:10a6:208:17e::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5227.23; Tue, 10 May 2022 09:38:19 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::fc66:662f:2a82:1420%6]) with mapi id 15.20.5227.023; Tue, 10 May 2022 09:38:19 +0000 From: "Peng Fan (OSS)" To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org, s.hauer@pengutronix.de Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Peng Fan , Dong Aisheng Subject: [PATCH V5 4/4] arm64: defconfig: enable i.MX93 clk & pinctrl Date: Tue, 10 May 2022 17:39:46 +0800 Message-Id: <20220510093946.335036-5-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220510093946.335036-1-peng.fan@oss.nxp.com> References: <20220510093946.335036-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2PR02CA0017.apcprd02.prod.outlook.com (2603:1096:4:194::17) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 51d869d8-11ed-4eb2-aef3-08da3268d0dd X-MS-TrafficTypeDiagnostic: AM0PR04MB6980:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: i1RPW41ADFk4oF5pnDXWxZ3ddJxb1eTMhQK3k9XkSPZOcf06/ZJhZiuM/0dR+cnBirqUAvHUYYMtsL8uMsZ3eLfg2sWuyj6lGZXlrDama0Piujl1yR5ryLQXtNbq6Ia0PwdNWCLBmEWR5t7QbUBJ6HugzGqEeo2sf7d1PHRTDDLETgi3gZTb+ZckCGdeUU98LhAPKaTMSMdHBaPkPlqP+kop6IMchswBqQTbuewdl13dWAgYtcae7j1e05Suj1bcDhfq129/wfxdKi//Qew5dueSqAM+ex+sHgN9lghLFBg+bIfQu18b0vxwZR9t6W0kpr7aSGZ21gn52h9wkFmu93l32cJDZsvnSfnR0c/UKT+awh2KjDuKPSZQoHQwEOPggmMtOZZFalrxpIqLKK0NKjl3/SstM1Ujmg0ToIJF8niFoVU4nHZskEtH+vXks+PIB6RDKezxUmLOibrKKWdGxNkRdGyw81yEGQIhvjmSDHONp2J1F9FK8z0NztmqWrYvtPsLHyJg1xwHuhvTj4rij8WLa/Bu0ldCefRLvZKXnkgFyzgTSoxWDp91d+UnsZoOiVYTBIC6S07YcnN9JKu7ezz//+pbaJozaWDAgH3dlQ2l6PPUr8UZ1ECZv6uXfDqqAHePV7z1FAva5ZDFGNXqs33ELsH0+INjpaU7tPqIDqvRJGTNNyl7UIWte3NQnI+8UGrfSv+HCR8oBEPFtl8KHQ== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(52116002)(6506007)(6666004)(38350700002)(38100700002)(508600001)(6486002)(2906002)(26005)(54906003)(8936002)(66946007)(1076003)(5660300002)(186003)(4744005)(8676002)(66476007)(4326008)(66556008)(86362001)(6512007)(316002)(2616005);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?SaDdRl3YNbjH56CW0+v7Nc0Xwb/QtIGqeHcJBtdztLgmFnEs5VNTyKhoejyN?= =?us-ascii?Q?OjzhNMhNW477g779FkLCx6jIpIOJ8Bqg6DHjX9vxkBPLCbXkR+qHQWTxkpLQ?= =?us-ascii?Q?xsfJSdbH1pwsivZPz786d9OTvUHRrPCq0uWF+an8Ho0b7rj/EZmFu1Fz85XF?= =?us-ascii?Q?SbTzSkpHeLEeaC3WsOjrivrdSuSjcb787IMEZk5Wf8qpPcstU4hkexaxPqxt?= =?us-ascii?Q?sVkLDzoZDO9WLOyb1rDkQShQu5RKfm6dBJV8Q3JNZxbZ/BdJh+OS7mcmHld4?= =?us-ascii?Q?lQ94Txag8CMxpPHYkH4jJqFMDa3TDfc0RvuCxgwUrh9Ji3oqkbw63b0j/u5p?= =?us-ascii?Q?WdRScxcjJJUFakYn9sVJ4yIU9ZD813EppnVMvAebise+kI9NciMbYnlA4lik?= =?us-ascii?Q?jJRLUxD5muc0OIvJWBRHjdPyNRx4eezYMLnzovOcg7YOJ0BUksYk8U/1zZih?= =?us-ascii?Q?uclzZEsZNDTGZmanyhW2s6TWbO+ss9X3v4ar+85QDiiG9R3VVYm4jj7Z33Pm?= =?us-ascii?Q?yWwizhFq0rPv+xGwm/25MdZOxiaiazaqixI+chLSOf2hU5x5bBWtvkq0Devc?= =?us-ascii?Q?nKFMnjTNpF0yT3b5zdAXduzE9KVOTauVvF7PKETkqbp2W+yXRid039Blu/al?= =?us-ascii?Q?X82ClhpvTxKU+cjkV5afjEPFK6tHVHz9XTEE/TmjCinWZQD4vGU0s/dpeyUb?= =?us-ascii?Q?VAYCIQ/hNn0CDzJH4LUYj4KZ8XUkUc7XuAtiavDxiUvU8M5jVAVA0xWcU2vY?= =?us-ascii?Q?HR5C7+xaN4nvE3k6455apYUvo58SeTTW9i47/XAC8OKnJtBsgwAylBwITF/K?= =?us-ascii?Q?HOX4c8OqVTJ4+3sB0XXr9+sDELm5RX9WsNy1bcqZJlmsk1H7pr6Rj+A+p9Zi?= =?us-ascii?Q?k3UG4QubYH5HHkx2d05EqENq+rstdfVUMU+jINhkSZVmNau7G8b1odrXOu6P?= =?us-ascii?Q?EYdSVWrfmdtPqErmJSarRT88EYiO8L+Weg2YRxaKVwgTb2LM37NCvNERbHxT?= =?us-ascii?Q?VoR7Ky5/U2WduZkveyqCt60r5NpMUwj0WGvvB7thpYbPIyHHn7oQ/QF27E6j?= =?us-ascii?Q?BMPFFKmdwAugz8PQ28EB3sQjfydDwXe2MJHt2kLWBqo35Fgk4w3CV7mAb90t?= =?us-ascii?Q?rwrRZt2Z0Jwt1SmEM0loXHULPezXCzACIfyXaz6RTFj7ufZ3ceIamYBo2CBX?= =?us-ascii?Q?oz/WPswqGwAVBd93VwxGCEM/aDVMXzgo995jf94hysqGOEFEPu+yYjlMk24/?= =?us-ascii?Q?H8Je2XcHAd14DHO3BhKfUCr6zdE//aP2JacQlThiH62aLxUBml7XMvRXWdP4?= =?us-ascii?Q?pR7kp86k2O80MDEKWmH1DHq0amB9MabJ3RpWGM01vjVDN7IbamKte+mi55JE?= =?us-ascii?Q?jXsblWf0NeDWapBomMB6SfPaMCVyo+lnL3MQyPXyj0UZT9WOB8cwBKBQBroI?= =?us-ascii?Q?tSMbQm5e92eOPsr0iS5/lTmWBS4AVV+6chkkgYD2F8N2CaTkNabKrxBRWUfr?= =?us-ascii?Q?V/GuDcXtZdPQVGVGKMnMtkgs0kSsI2nFWUKUiGgjNgKCjS20zKuNQUfuMUHu?= =?us-ascii?Q?WzDA7S/z3kIGxC7NH+q628c3KvTs3OojF24whqL5tiy03P/TD0MKLBVXP+Q2?= =?us-ascii?Q?eyWirWphqPuOgarcR6tRx36mnXzD7M5+DE9LFEkaS9q1y4ZdL1RB3zn7ByUl?= =?us-ascii?Q?eIV4z/lOb8Esa9fs4B0JxS06B6uXcfTURcMFACMSSDsgFmENDTVgar82kEgh?= =?us-ascii?Q?n8IKl2yGOA=3D=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 51d869d8-11ed-4eb2-aef3-08da3268d0dd X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2022 09:38:19.2116 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 516AL06KyeOufx2BfHyWFxr6WIUacicO7dKHiimGz3/pgnBgFtMx3K1hsEgw/h/RIlYY1/x5jRs5mNky5ewIuA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB6980 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Enable i.MX93 clk and pinctrl driver for booting the system Reviewed-by: Dong Aisheng Signed-off-by: Peng Fan --- arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index e0aa3a924eb7..148cebd0224a 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -520,6 +520,7 @@ CONFIG_PINCTRL_IMX8QM=3Dy CONFIG_PINCTRL_IMX8QXP=3Dy CONFIG_PINCTRL_IMX8DXL=3Dy CONFIG_PINCTRL_IMX8ULP=3Dy +CONFIG_PINCTRL_IMX93=3Dy CONFIG_PINCTRL_MSM=3Dy CONFIG_PINCTRL_IPQ8074=3Dy CONFIG_PINCTRL_IPQ6018=3Dy @@ -1006,6 +1007,7 @@ CONFIG_CLK_IMX8MP=3Dy CONFIG_CLK_IMX8MQ=3Dy CONFIG_CLK_IMX8QXP=3Dy CONFIG_CLK_IMX8ULP=3Dy +CONFIG_CLK_IMX93=3Dy CONFIG_TI_SCI_CLK=3Dy CONFIG_COMMON_CLK_QCOM=3Dy CONFIG_QCOM_A53PLL=3Dy --=20 2.25.1