From nobody Fri Jun 19 16:55:44 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 07385C433F5 for ; Thu, 31 Mar 2022 14:31:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237609AbiCaOcv (ORCPT ); Thu, 31 Mar 2022 10:32:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49960 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237577AbiCaOcl (ORCPT ); Thu, 31 Mar 2022 10:32:41 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4ECB81DA8C1; Thu, 31 Mar 2022 07:30:54 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 22VEUiog096335; Thu, 31 Mar 2022 09:30:44 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1648737044; bh=MzypBx1ySKSl5PbLdLFE1VQwaoH5vhnWar+leG6cRDI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Bdd4ZJ4RQJ2HRKIoqimgnuzW+7DN+cmu/gk4iUSIni81i/hmSSH5CjqCRz+6uL6u3 PBkNNuewMcOAUnSO+GyGxZfSI6vIVOml04HPQIkoIH17yrLijv/VaKs5vIYO/Gg5RD nqnIb9S6WoitbimPpR5vAOiMQK98uhHLISRerpBM= Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 22VEUiqI058147 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 31 Mar 2022 09:30:44 -0500 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Thu, 31 Mar 2022 09:30:44 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Thu, 31 Mar 2022 09:30:44 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 22VEUgH4008399; Thu, 31 Mar 2022 09:30:43 -0500 From: Rahul T R To: CC: , , , , , , , , , , Subject: [PATCH v2 1/2] arm64: dts: ti: k3-j721e-main: add DP & DP PHY Date: Thu, 31 Mar 2022 20:00:34 +0530 Message-ID: <20220331143035.16210-2-r-ravikumar@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220331143035.16210-1-r-ravikumar@ti.com> References: <20220331143035.16210-1-r-ravikumar@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Tomi Valkeinen Add DT nodes for DisplayPort and DisplayPort PHY. The DP is Cadence MHDP 8546 and the PHY is a Cadence Torrent PHY with TI WIZ wrapper. A slight irregularity in the bindings is the DPTX PHY register block, which is in the MHDP IP, but is needed and mapped by the PHY. Signed-off-by: Tomi Valkeinen Signed-off-by: Rahul T R --- arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 65 +++++++++++++++++++++++ 1 file changed, 65 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi b/arch/arm64/boot/dt= s/ti/k3-j721e-main.dtsi index db0669985e42..11426c25a09d 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi @@ -5,6 +5,7 @@ * Copyright (C) 2016-2020 Texas Instruments Incorporated - https://www.ti= .com/ */ #include +#include #include #include =20 @@ -789,6 +790,47 @@ #size-cells =3D <2>; }; =20 + serdes_wiz4: wiz@5050000 { + compatible =3D "ti,am64-wiz-10g"; + #address-cells =3D <1>; + #size-cells =3D <1>; + power-domains =3D <&k3_pds 297 TI_SCI_PD_EXCLUSIVE>; + clocks =3D <&k3_clks 297 1>, <&k3_clks 297 9>, <&cmn_refclk>; + clock-names =3D "fck", "core_ref_clk", "ext_ref_clk"; + assigned-clocks =3D <&k3_clks 297 9>; + assigned-clock-parents =3D <&k3_clks 297 10>; + assigned-clock-rates =3D <19200000>; + num-lanes =3D <4>; + #reset-cells =3D <1>; + #clock-cells =3D <1>; + ranges =3D <0x5050000 0x0 0x5050000 0x10000>, + <0xa030a00 0x0 0xa030a00 0x40>; + + serdes4: serdes@5050000 { + /* + * Note: we also map DPTX PHY registers as the Torrent + * needs to manage those. + */ + compatible =3D "ti,j721e-serdes-10g"; + reg =3D <0x5050000 0x10000>, + <0xa030a00 0x40>; /* DPTX PHY */ + reg-names =3D "torrent_phy", "dptx_phy"; + + resets =3D <&serdes_wiz4 0>; + reset-names =3D "torrent_reset"; + clocks =3D <&serdes_wiz4 TI_WIZ_PLL0_REFCLK>; + clock-names =3D "refclk"; + assigned-clocks =3D <&serdes_wiz4 TI_WIZ_PLL0_REFCLK>, + <&serdes_wiz4 TI_WIZ_PLL1_REFCLK>, + <&serdes_wiz4 TI_WIZ_REFCLK_DIG>; + assigned-clock-parents =3D <&k3_clks 297 9>, + <&k3_clks 297 9>, + <&k3_clks 297 9>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + main_uart0: serial@2800000 { compatible =3D "ti,j721e-uart", "ti,am654-uart"; reg =3D <0x00 0x02800000 0x00 0x100>; @@ -1267,6 +1309,29 @@ }; }; =20 + mhdp: dp-bridge@a000000 { + compatible =3D "ti,j721e-mhdp8546"; + /* + * Note: we do not map DPTX PHY area, as that is handled by + * the PHY driver. + */ + reg =3D <0x0 0xa000000 0x0 0x30a00>, /* DSS_EDP0_V2A_CORE_VP_REGS_APB */ + <0x0 0x4f40000 0x0 0x20>; /* DSS_EDP0_INTG_CFG_VP */ + reg-names =3D "mhdptx", "j721e-intg"; + + clocks =3D <&k3_clks 151 36>; + + interrupt-parent =3D <&gic500>; + interrupts =3D ; + + power-domains =3D <&k3_pds 151 TI_SCI_PD_EXCLUSIVE>; + + dp0_ports: ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + dss: dss@4a00000 { compatible =3D "ti,j721e-dss"; reg =3D --=20 2.17.1 From nobody Fri Jun 19 16:55:44 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9DFE2C433FE for ; Thu, 31 Mar 2022 14:31:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237207AbiCaOcq (ORCPT ); Thu, 31 Mar 2022 10:32:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49958 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237578AbiCaOcm (ORCPT ); Thu, 31 Mar 2022 10:32:42 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 424921D97F6; Thu, 31 Mar 2022 07:30:54 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 22VEUl5u028395; Thu, 31 Mar 2022 09:30:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1648737047; bh=DTsAXHsLpGJy+LIvYdmkcffjEFLI3/tliy7tyjjkRfk=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=pmzfz9baJ+yROSPki4tioJZSeuYznepHb9Mh1Uj3ozGAqtVu3MRA7DwIypQjP4xPs w5q41iREanAOWZ/bjnXEx8qPeNJtJEusY6EMOobOGFeC+iRGdpOUgC9obeY8C8JXUu Nzr4qMRz2sRTKH2R/55Db52WWv1QRkJSmkSELXdE= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 22VEUlh3001272 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 31 Mar 2022 09:30:47 -0500 Received: from DLEE110.ent.ti.com (157.170.170.21) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Thu, 31 Mar 2022 09:30:47 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Thu, 31 Mar 2022 09:30:47 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 22VEUjHg102892; Thu, 31 Mar 2022 09:30:46 -0500 From: Rahul T R To: CC: , , , , , , , , , , Subject: [PATCH v2 2/2] arm64: dts: ti: k3-j721e-common-proc-board: add DP to j7 evm Date: Thu, 31 Mar 2022 20:00:35 +0530 Message-ID: <20220331143035.16210-3-r-ravikumar@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220331143035.16210-1-r-ravikumar@ti.com> References: <20220331143035.16210-1-r-ravikumar@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Tomi Valkeinen Add the endpoint nodes to describe connection from DSS =3D> MHDP =3D> DisplayPort connector. Also add the phy link node and required pinmux nodes for hotplug. Signed-off-by: Tomi Valkeinen Signed-off-by: Rahul T R --- .../dts/ti/k3-j721e-common-proc-board.dts | 78 ++++++++++++++++++- 1 file changed, 74 insertions(+), 4 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts b/arch/a= rm64/boot/dts/ti/k3-j721e-common-proc-board.dts index f5ca8e26ed99..8ddc0d3bd058 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts @@ -148,6 +148,28 @@ pinctrl-0 =3D <&main_mcan2_gpio_pins_default>; standby-gpios =3D <&main_gpio0 127 GPIO_ACTIVE_HIGH>; }; + + dp_pwr_3v3: fixedregulator-dp-prw { + compatible =3D "regulator-fixed"; + regulator-name =3D "dp-pwr"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&exp4 0 0>; /* P0 - DP0_PWR_SW_EN */ + enable-active-high; + }; + + dp0: connector { + compatible =3D "dp-connector"; + label =3D "DP0"; + type =3D "full-size"; + dp-pwr-supply =3D <&dp_pwr_3v3>; + + port { + dp_connector_in: endpoint { + remote-endpoint =3D <&dp0_out>; + }; + }; + }; }; =20 &main_pmx0 { @@ -190,6 +212,12 @@ >; }; =20 + dp0_pins_default: dp0-pins-default { + pinctrl-single,pins =3D < + J721E_IOPAD(0x1c4, PIN_INPUT, 5) /* SPI0_CS1.DP0_HPD */ + >; + }; + main_i2c1_exp4_pins_default: main-i2c1-exp4-pins-default { pinctrl-single,pins =3D < J721E_IOPAD(0x230, PIN_INPUT, 7) /* (U2) ECAP0_IN_APWM_OUT.GPIO1_11 */ @@ -658,6 +686,41 @@ <&k3_clks 152 18>; /* PLL23_HSDIV0 */ }; =20 +&dss_ports { + port@0 { + reg =3D <0>; + dpi0_out: endpoint { + remote-endpoint =3D <&dp0_in>; + }; + }; +}; + +&mhdp { + phys =3D <&torrent_phy_dp>; + phy-names =3D "dpphy"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dp0_pins_default>; +}; + +&dp0_ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dp0_in: endpoint { + remote-endpoint =3D <&dpi0_out>; + }; + }; + + port@4 { + reg =3D <4>; + dp0_out: endpoint { + remote-endpoint =3D <&dp_connector_in>; + }; + }; +}; + &mcasp0 { status =3D "disabled"; }; @@ -793,6 +856,17 @@ }; }; =20 +&serdes4 { + torrent_phy_dp: phy@0 { + reg =3D <0>; + resets =3D <&serdes_wiz4 1>; + cdns,phy-type =3D ; + cdns,num-lanes =3D <4>; + cdns,max-bit-rate =3D <5400>; + #phy-cells =3D <0>; + }; +}; + &pcie0_rc { reset-gpios =3D <&exp1 6 GPIO_ACTIVE_HIGH>; phys =3D <&serdes0_pcie_link>; @@ -843,10 +917,6 @@ status =3D "disabled"; }; =20 -&dss { - status =3D "disabled"; -}; - &icssg0_mdio { status =3D "disabled"; }; --=20 2.17.1