From nobody Tue Jun 23 19:25:07 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EBD78C433F5 for ; Mon, 28 Feb 2022 02:07:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232400AbiB1CIJ (ORCPT ); Sun, 27 Feb 2022 21:08:09 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34578 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232398AbiB1CIE (ORCPT ); Sun, 27 Feb 2022 21:08:04 -0500 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150083.outbound.protection.outlook.com [40.107.15.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C8CDAF58; Sun, 27 Feb 2022 18:07:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PymE8mMxpQYNfPWQj/x0A8P+Yr8qEWz8/WgGdJsdWBMJDRr3rv822Jv3AH16jlEm6RpNuRdrpVzYFaAyXbHXvMDSkuoeFAQcYvi21IygkMKEqXo1rv7pEfWyOhwyLlpgbS91Qe57JSHBXtSSLXyS8KTDbNHvigkCpUR5zio0HClpvXdxRiEHSIu9TulrBtVf8uGy1VH9+ZQqXN7jHT2cxRD/XM8K0LH/03O0TRbXfU1BIap7fPvROX7e3UjsOpCfq/JdY7mj3nb4ZSHrVH68ZcE0Oq8tuMdxbXfDalSJE+OR2Kf9Tqn+UiVklqsK148xo5NjthyGC/P7aKS2vpEU+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LfxoNE7z6Hyi+Q3mn76fncy6hzarE1sT1es6AX49ELU=; b=Jc6AZVtwx6tDQo7ecScMF1Y1qOU4d/xSWg0Wm3QpYV9G1C1bohxeebq04X5o1gH5bG6+zMvmY2GNuT0Jdkx+pK1szX77n/XCtj2O6Nm6OZwNnTbTMUQ8KKr3ZdWDPIyWWwwTkXqMnEimU0wj0qZECzuk33ZPG7jjptqLjj+BIJmvCbwq9GScrhHYMNZbidCo2dVMsj76kE9WzSKlSwb5adwtJ62VIbxe0ac7J8X9UxX4XLFomLTFu12UV8nW3+l6ZoKxzflKqy8PkhsVD6tAQwxUi33n35FmbqUEImiD7VM8lBHoyeqBschqeGxA88+vn+9VRp+d3Gtiay/tcKM0Ew== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LfxoNE7z6Hyi+Q3mn76fncy6hzarE1sT1es6AX49ELU=; b=UFPx/2G6dMXGqg67Gwngl9cTEcgZF+n4dI1N7RX3BIr8epRe6xZfW1+FfG37gfkVrieYTyCuc39AyKWJRscAzDvUvSiM9t2BCgVdpXEpaRR9R52+NeHcgrmLlv7VXkK1xKIsLv77sMW22WNisYwrPeDRGKE2+VcVS7HJNZWoFjs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PAXPR04MB8734.eurprd04.prod.outlook.com (2603:10a6:102:21e::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5017.26; Mon, 28 Feb 2022 02:07:21 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Mon, 28 Feb 2022 02:07:21 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan , Rob Herring Subject: [PATCH V6 1/5] dt-bindings: clock: Add imx93 clock support Date: Mon, 28 Feb 2022 10:09:04 +0800 Message-Id: <20220228020908.2810346-2-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220228020908.2810346-1-peng.fan@oss.nxp.com> References: <20220228020908.2810346-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0218.apcprd06.prod.outlook.com (2603:1096:4:68::26) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 8643bd6e-3b2a-4da1-d13c-08d9fa5f0dbe X-MS-TrafficTypeDiagnostic: PAXPR04MB8734:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: c0GyO3v6y+lZIKnlhoouXaYB66CFAiPSm3iH4jQUQ/s8NqbUAXOKTSlDR/Y6t/MEOWCdnlDLhaqCl04T42Ysi2UJUJ3K1Os8E9vUw0otNxQPSTskKMa56n4DoVE5kzwZRlkBJrhzu1gVlDhpVyzrSIljwaFbeMztDqF7XVjK5dbctP9JtYSLTPsj0mMWcaabpWR0ng4Gd86kou/XNERd62kun5hEOXquK7HHmLjU6FP13NJsxQiE+R6xKKyJ50GlEQDn1V4wnWotf60QOe2CKZyqPDqK5bJEUFl5nmurAB6t78G91FdOI6+C3vIEPaiTpuaV6tdcapucMZBFWxlmPiKDQkKrDb26PCSIUuYqoFFO506KJ37OYFrJfCik0oqpLC9DgUbl6Jppv9QMSTQc9+NjNQUEQ92VoGaEoc8EyxoaSCK6Um0T3cR/L8Gl4NGWCsHKSVxCWz1BUaLdgJ7eDm8C5k9wSQ85WNNZmJAN76vRoGlL/ScP4Akg5+EKQAw6NAxXkTbQeDE/w+5wg8+BvA3Wm76Cs4vCIGXaEt+hsk0/0RbnWB+u/ObNtO1xl3gEm5lepjvbMJXCgFr0337QarbHp+CMY+uWfEECU7jxvVqkfjhN+m65O4X0/EuivPiT/f8LIqPxzgqudR06wqdzqQuhGoo1JNAy1pjePBBZsDGN0ekm16QwUd1w49mPf0IME2tkMqtS0vH2A7n2abKu555HsHVvjokCUamMwCUFtSd6d/BQ3VG07JVLAgpOGNqtiG8LnFaZxd7YwPamFKsEACQ165WTq1rMrkh/PWc0vf90cA0hbZNUObKlHrhCPv9ekMagwfOZQ4l0yuHb/beg0Q== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(2616005)(5660300002)(66946007)(7416002)(66556008)(1076003)(86362001)(83380400001)(4326008)(8936002)(508600001)(186003)(26005)(966005)(6486002)(6506007)(52116002)(8676002)(6666004)(38100700002)(38350700002)(316002)(2906002)(54906003)(66476007)(6512007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?MXKIv06x9515GqpPCGbcIlvG9wFuESOlfQt8r7RFwkis4lPhSR68tEjbj7OL?= =?us-ascii?Q?5+a4f6XUWFo05Tssy9OJvuU/s8LkcLkPT3GBbinx87EBXy4zxa8q5+LxG/WK?= =?us-ascii?Q?H9pXFpJWD19jAhqkC1cL+9fr8vEb7EA7POPhEaivQMf2WI9Ea8cS3ZnQlnMA?= =?us-ascii?Q?PGeHwYnPBfdiaTwp7BulN4vAQ0tDV2uRH2F+VizkZX8q0XaTW0KwzyeVt9KJ?= =?us-ascii?Q?pDghVVr0B9Cl20dRs8dfo8R8lThd1cG41+3fLEQlltwndS27MVZodXojBSSB?= =?us-ascii?Q?MAVT9i7Q89HFKxhRHXAUBvFWnn+2aWCYM3h+GMmONtTZJ1FDhBuzmkYVAf37?= =?us-ascii?Q?9x40gLlRJseIFgncJZpBJiFY8/2pYAV68+DS3/WUHI5+2uhxoNt6ltywthZ1?= =?us-ascii?Q?kmJUzPKTnrrFelKMFrqPOcpouCydEs1ADBLCI8Wo7uwTsZrz26IWh5IGnm6v?= =?us-ascii?Q?t7zQ9KxZ006t2/eRJjBgjRbPW3ozL5sSh287I3kCK1dK6N2iFnHKQgHGui8O?= =?us-ascii?Q?qzHLk7IOg4lSyqUOizUETucde7+PqOEfzUz96l14hKGQ6fQwduL7yA0o/UJA?= =?us-ascii?Q?yD3pknErnFtRkoR+KtV1Ggu6IDA+JqBQPGmigBifyVLw2QguH7jz9qyyO3u8?= =?us-ascii?Q?81btEUa7zBEBUVz/YdQvDrRgIcD2xOigpFTiuVfzEwNPaakKx3Fnqxga3a1d?= =?us-ascii?Q?dacIPDA4LQASVkxHKfNwxu8it2KOIgX7bGBE5U1NAhis6JEWeGKNLJneUuOT?= =?us-ascii?Q?PZLuUBiQesnJewo8IcJ+6zCp/rtbT2bDcbtvA6JCbY6AO0qFSrP5O5uSKr9B?= =?us-ascii?Q?9godsMbIrfmM9Uvs1yEf3C1Ei7jXgJU0Ze5W42QxZfFcU5AitYc5Z6MgGU/9?= =?us-ascii?Q?pud2AsKU/NMt3qy4usPNde2vkiLUHHIg0dgXrz31W1JNprx+Wgkjm1GoRkKf?= =?us-ascii?Q?vl9gntu15hoKhDsuXeqEOvH7dcHBT7BXy9mRs5N1iPCOUMy5Ww0EdptVd8he?= =?us-ascii?Q?0iPMr3JuCVC6LG1xfhYb4X2m+XXfD0G4y7/t8nl0XjCL+xOTrzjJ9ei80To2?= =?us-ascii?Q?DuG1awq3ga0dAdRcK/lmPFwvbtCVaYiz9jJe84uIQiGfxf/n7rXf1M0SZPJp?= =?us-ascii?Q?0255siWOSa+pNEFaStPJ70NQtftw2MZI97ZB/gWZMhEh+kYDX6XpzhDUTZZ8?= =?us-ascii?Q?z1iUkO9K52/k4YY2iWLcaCitDUj/YY78Bewbo/Q1xVIhoe7T+OK75LG0ddng?= =?us-ascii?Q?lJbojytrIR67DVTFIWMhjJmh/Qt6/u7YG4N3S1NmUueUcKK1RZPBItXUo4QK?= =?us-ascii?Q?4KwmC8nMFvGJcKO4bE3pSyRmNlL2zggmBHPWvslHbUh1P47slKdz5v3y8tkq?= =?us-ascii?Q?q54/cziir0l7VqoQrkMzHN52YCh7NEUVDefFxXOi6wmt+Ya+WJtTotioaQsU?= =?us-ascii?Q?wLb9uX0b35jGOcum3M8rpOifloJlZLgcWVP+ufd29XKEgtBTu7L6klJjjoYL?= =?us-ascii?Q?o8Je4q0anhdyJ9LfFsYlUt/dkEG7PBn+AKp2SWqmKzvzzH70vSpNajEn+Fmf?= =?us-ascii?Q?hR0J6hO8ayxHV4gOm2lHrCo4EAx/JbvFEbfhTFh54T8osgdhNpsIUWy6/kCA?= =?us-ascii?Q?pMXU6dNecdwGWNT7hyvjSaE=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8643bd6e-3b2a-4da1-d13c-08d9fa5f0dbe X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2022 02:07:21.1738 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: RPRlHRAaQN+AJzeK//f6w71eD0/s9pRqfArnRMxI9T4xoLkJwntXUhksRHcM9+9n9FpX9UpHABrr0o6QtXAowA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8734 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add the clock dt-binding file for i.MX93. Reviewed-by: Abel Vesa Reviewed-by: Rob Herring Reviewed-by: Stephen Boyd Signed-off-by: Peng Fan --- .../bindings/clock/imx93-clock.yaml | 62 +++++++++++++++++++ 1 file changed, 62 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx93-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx93-clock.yaml b/Doc= umentation/devicetree/bindings/clock/imx93-clock.yaml new file mode 100644 index 000000000000..21a06194e4a3 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx93-clock.yaml @@ -0,0 +1,62 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx93-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX93 Clock Control Module Binding + +maintainers: + - Peng Fan + +description: | + i.MX93 clock control module is an integrated clock controller, which + includes clock generator, clock gate and supplies to all modules. + +properties: + compatible: + enum: + - fsl,imx93-ccm + + reg: + maxItems: 1 + + clocks: + description: + specify the external clocks used by the CCM module. + items: + - description: 32k osc + - description: 24m osc + - description: ext1 clock input + + clock-names: + description: + specify the external clocks names used by the CCM module. + items: + - const: osc_32k + - const: osc_24m + - const: clk_ext1 + + '#clock-cells': + const: 1 + description: + See include/dt-bindings/clock/imx93-clock.h for the full list of + i.MX93 clock IDs. + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + # Clock Control Module node: + - | + clock-controller@44450000 { + compatible =3D "fsl,imx93-ccm"; + reg =3D <0x44450000 0x10000>; + #clock-cells =3D <1>; + }; + +... --=20 2.25.1 From nobody Tue Jun 23 19:25:07 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8DECFC4332F for ; Mon, 28 Feb 2022 02:07:39 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232409AbiB1CIP (ORCPT ); Sun, 27 Feb 2022 21:08:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34760 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232403AbiB1CIK (ORCPT ); Sun, 27 Feb 2022 21:08:10 -0500 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150083.outbound.protection.outlook.com [40.107.15.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 19ED65F93; Sun, 27 Feb 2022 18:07:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iB7BoRUUYF+uuBLIxZq3gmr59l0+PIKhqp01BL1DAdMCAwC68xHmL0Ypgl4y7M9UWD0TpKwM1ZoH5aj2B1v0MPFhMGjXaGcoiMLsFYzOTZYMX7PLkjxfxqnuZmgsedJ3WiyAW1Cn2HW0GkDunSLUtt9sITthBsL2EEL4Z2Y4KOhQppeCF0d3G3N5AzMWrWB/t4mgIc2P0+BCrsmj0WD5SoF9YRn8U4PCi6MHl/aO9tlXrhne7yQaWPoRWhKwuYPFllb1UfBiWdn/BWITYekjBrxM01JIAWnlBuL2M4v5cYzOgmFQ98UNKKTOcgnMa59aVPxsLpLU4uQAH6mGR1Hkhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3icRufR1+Q6GrwAJ2fyfPfGy5Q5kI4BF5mkdFzZlcR4=; b=NLxmtexO4/eh2R5Ku/OGpygFryvypPkgRPR2GKXwVC1qZxefR9yYItMwNizZxAjAXqMv5Ldhdai0TQ6dlp7clUVmxRF7EgRv7J5HkBOL3756SygLUN0VMyPkL8RioDoc801vzGGvtg+MWJLmo+UY8sgW29G4cXLxXXRolhWdeNIz5Sfzub8oBzmmt+VxMCqw5OIw+zTQxHpTIGAdaVkg1AL/vjtahPTWovQHN/rqjp74KiBxbcxSLyu2POQq2J59UprAbtwaVDw28XWNPOAB1EP4hfxsC+ejbIDSKwHwNAJE6CZi6mKcS8gnlO7vPcZ5kbkNWiYz63aEhHJtJRapZg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3icRufR1+Q6GrwAJ2fyfPfGy5Q5kI4BF5mkdFzZlcR4=; b=asq0io7PwqP0qqoUBG0AZvkq5E8p4n2rPHcj4rRanZOMXHvzIYsY++01SnEvfuEZ22KyCjc1v2sMMRywKVFp1l7Irj+LcVKmqR5Q8iumsuKOWUHdpsk+P4hk9UfBsr54eU7MFCsSKDUmhNgj0ciqfNYN/vCe+I24F24kftrurp0= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PAXPR04MB8734.eurprd04.prod.outlook.com (2603:10a6:102:21e::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5017.26; Mon, 28 Feb 2022 02:07:25 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Mon, 28 Feb 2022 02:07:25 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan , Krzysztof Kozlowski , Rob Herring Subject: [PATCH V6 2/5] dt-bindings: clock: add i.MX93 clock definition Date: Mon, 28 Feb 2022 10:09:05 +0800 Message-Id: <20220228020908.2810346-3-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220228020908.2810346-1-peng.fan@oss.nxp.com> References: <20220228020908.2810346-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0218.apcprd06.prod.outlook.com (2603:1096:4:68::26) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 6650152e-b3cc-4c40-8595-08d9fa5f1080 X-MS-TrafficTypeDiagnostic: PAXPR04MB8734:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ZaYAfFWWqJo6VLCyj3dtChmGu9TFN1joYp16Ys6HxYhySiHhHVAe1LRUSwLKZyZ+wMtwLNeFNsKs2YOpeJvuxJDHdrzd5L1Mu5EGzHH3cXDBKd5lzppODGbpzPWL7IFJbDhnAVowIN65U9bK6fWA/dOlbcBmcou9XlMEQykpoNElaqv8B6xB5Oi6NuawL8AXtpQQ1FzOm9wZ+9oOGNju+6yF11sEmjJpqjwVuL2F5fSayhmgTExcYrMSxcGqyz3KLia8dTkOJWndqSoyLB0+BJmfjmiKtqrVaG4oJYruXzH57wZXqzm8opWHQ+CKHMFUfMMW8knVHZoJ6kR/cYwPXJqmFFShkHyIkkj2E8F4uGE9ibH/PyAsF6cJPNTkdgLUJjCy/MiJUJ1WCvQas4iqmaodmTx5ES99FJZlUn6sV2PVoM3yWyGrpkDmjhvKLDiln4qgs+TLD+ME//8QNhLm+UQO+AVwQEczDpcZRE1ZrB08ra4/ty7zsh4FcrC1p+QZIj4OjH+UXc/qzoU5Uly88+bMleN6NVKZdmdjg6MT784T0gLdAPvxSRenwpiFWp8udeXUvrjCDi428u8fca+iXgiZqzXphTKuskD2wzREGzG/JfUmHm+ETRW2y4W/c41WcSUuUPvCacdX6SnbeEuX3NemYTJbwzumzeApVnT+yMx13xsjPP34bru7NXvZ2dRCRvbAJttrnUqi8vyh0DHvYw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(2616005)(5660300002)(66946007)(7416002)(66556008)(1076003)(86362001)(83380400001)(4326008)(8936002)(508600001)(186003)(26005)(6486002)(6506007)(52116002)(8676002)(6666004)(38100700002)(38350700002)(316002)(2906002)(54906003)(66476007)(6512007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?rNgja8aKj4UBMlZD6oiEQjzkoNkk3+g4aCiASkWkkP93xZCdDcumv0ar6B5p?= =?us-ascii?Q?Gs/vAvIuB5xttHMHYiWOBEUHVPEj0Z0W47LgHwPjQLg9ow0cr2zKZ4R/8g/B?= =?us-ascii?Q?u28RSxBnHerwtnIgnfglgc1jRlUa6BpgToShRofohEylzO+6ONE/BgJVa5i/?= =?us-ascii?Q?8xCNdwd9rhknDirG1oDtx/akkkEb2NZVRPo8zoeSgbaIBmEY2aGUI3ja6lf3?= =?us-ascii?Q?z5anKiFvAcRLuOFrSIvXPmjcgXGedl7cFw8TiVg5ZAz2SWW7ADxEa747gU+3?= =?us-ascii?Q?mdXBWKOoamU8P3ai2JYUHNsAqOgdkVvcIVXO1ngzAMtUW7BgwCihbPABmAJA?= =?us-ascii?Q?2srTDCjg9CgcgdBVElK3NESxegDSQVqOF6TYbbronqm9wALJsw6m8FsOvkst?= =?us-ascii?Q?sA/kCmUXUhQMhdvHl7pu93BRDVOIGrMAOwZOlP4xNqH9uOu2hzj0qGNhFyzp?= =?us-ascii?Q?GdgQCJOMt/ZPdWtK2GkJfpdlGV7tuUN5xcoWiTwtVyg55tbOz0DB4XO11tOO?= =?us-ascii?Q?r2OtxU7kXoWvoLAW8t+OlbmczocAZfzP5f6ICXFn2Y9ZXisicJlh/LqEIPjw?= =?us-ascii?Q?r+idOGEcUbU0X8nP1gZftGZLph5aafxQ6SSPJpPFqMks5PS+HmUkysL2ULtI?= =?us-ascii?Q?9oskwJ4EtDx6ppcL7EQ7dxJzRtLQ+cXYh9rYRrMAeOMYUvRkVdcv8daqcgS+?= =?us-ascii?Q?SQhlaT6JVFadoaJMIXI50bb69OizIs0wfgoUkZjfG5qFWHZ6aNMfy7cCni9T?= =?us-ascii?Q?bp7lhsSqPtAAsGdTQQ9E7dlRBvfS5lapnItBYJDILxgJFeksUlGJmVEauWq5?= =?us-ascii?Q?JnavD/hGmXzafXVXolQyIn6GmICUvJT3AHv05r+/2+Im4r1M7vD2urMXVr0V?= =?us-ascii?Q?G9eSAHuYGOxrqEfZJAOp20z0tnWEzYONXerMYIJT2QkyENHxg6JrRDk06iZo?= =?us-ascii?Q?u56dE5IuJI/jzCk3I/g6VxDeXe+P4UKbBa8BlWPfWU70nG0u8A/SH7234J58?= =?us-ascii?Q?PfGJF69JTWXfXfkTRM6J9vrzb2HRn9OneA8aqj8Yrg/xGF3FHHDjgKVwJTju?= =?us-ascii?Q?YAvb4k9ixqQZeJ7aCl79l0bYrC5UeEoWJ2KjV+58zwP+Y0lxFIRAqrvB42oY?= =?us-ascii?Q?pklLE0k44/NG+U8mL0ukBcbDQeE5OoLjc88H2QknJWmHRnv7BlJOxt2W9Toq?= =?us-ascii?Q?AreyQotELBtzbDngKP3+nmqOU+1JoDxMXPtM/gzhlz94OfZQwUVgS/gJ8esC?= =?us-ascii?Q?/tUJpKvDugAd2AlmXkYA7rVmzmWNp1OsuMoQ4aYurLSmKSrGvZNKBheEA+Mx?= =?us-ascii?Q?wNNsazGv2b/McbplTUWEfulX9JiE+yuEBLWKRpDQJk7DedYR1FbDL8VuGrSF?= =?us-ascii?Q?bjcsbP5p1RU1ywFAloyHiGZJXZKjbamNhkLIWRcad9gh07VjuDe6llgb8l/7?= =?us-ascii?Q?db8bBx0Z9zy12lNQOgGCtPvd8bIWE22MCE2eyEgfFftPH35MVxgM4lzHYpp1?= =?us-ascii?Q?KiP59tZcMPD2/KO4lcxF0PSP/+ETzA/byHdnK152aqP3MuEDZJLe1zmjM7Ms?= =?us-ascii?Q?dLNzKnw1oKPHVAn46Go+RsdpztZ8XotOo3LbbbueqaD70XtR37IApHjpPzre?= =?us-ascii?Q?R9XrKWwemuQbZIapDAONgcc=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6650152e-b3cc-4c40-8595-08d9fa5f1080 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2022 02:07:25.7062 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: kpQG8SWlPmd+g6vnYRNF8SRXLh4Rz8BDHaVDvEBeF5RGWPKtK2LgJOllYv6Wc0A14d3m5G9o8Xy5jiDv6T9A9A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8734 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add i.MX93 clock definition Reviewed-by: Abel Vesa Acked-by: Krzysztof Kozlowski Acked-by: Rob Herring Reviewed-by: Stephen Boyd Signed-off-by: Peng Fan --- include/dt-bindings/clock/imx93-clock.h | 201 ++++++++++++++++++++++++ 1 file changed, 201 insertions(+) create mode 100644 include/dt-bindings/clock/imx93-clock.h diff --git a/include/dt-bindings/clock/imx93-clock.h b/include/dt-bindings/= clock/imx93-clock.h new file mode 100644 index 000000000000..21fda9c5cb5e --- /dev/null +++ b/include/dt-bindings/clock/imx93-clock.h @@ -0,0 +1,201 @@ +/* SPDX-License-Identifier: GPL-2.0+ OR MIT */ +/* + * Copyright 2022 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX93_CLK_H +#define __DT_BINDINGS_CLOCK_IMX93_CLK_H + +#define IMX93_CLK_DUMMY 0 +#define IMX93_CLK_24M 1 +#define IMX93_CLK_EXT1 2 +#define IMX93_CLK_SYS_PLL_PFD0 3 +#define IMX93_CLK_SYS_PLL_PFD0_DIV2 4 +#define IMX93_CLK_SYS_PLL_PFD1 5 +#define IMX93_CLK_SYS_PLL_PFD1_DIV2 6 +#define IMX93_CLK_SYS_PLL_PFD2 7 +#define IMX93_CLK_SYS_PLL_PFD2_DIV2 8 +#define IMX93_CLK_AUDIO_PLL 9 +#define IMX93_CLK_VIDEO_PLL 10 +#define IMX93_CLK_A55_PERIPH 11 +#define IMX93_CLK_A55_MTR_BUS 12 +#define IMX93_CLK_A55 13 +#define IMX93_CLK_M33 14 +#define IMX93_CLK_BUS_WAKEUP 15 +#define IMX93_CLK_BUS_AON 16 +#define IMX93_CLK_WAKEUP_AXI 17 +#define IMX93_CLK_SWO_TRACE 18 +#define IMX93_CLK_M33_SYSTICK 19 +#define IMX93_CLK_FLEXIO1 20 +#define IMX93_CLK_FLEXIO2 21 +#define IMX93_CLK_LPIT1 22 +#define IMX93_CLK_LPIT2 23 +#define IMX93_CLK_LPTMR1 24 +#define IMX93_CLK_LPTMR2 25 +#define IMX93_CLK_TPM1 26 +#define IMX93_CLK_TPM2 27 +#define IMX93_CLK_TPM3 28 +#define IMX93_CLK_TPM4 29 +#define IMX93_CLK_TPM5 30 +#define IMX93_CLK_TPM6 31 +#define IMX93_CLK_FLEXSPI1 32 +#define IMX93_CLK_CAN1 33 +#define IMX93_CLK_CAN2 34 +#define IMX93_CLK_LPUART1 35 +#define IMX93_CLK_LPUART2 36 +#define IMX93_CLK_LPUART3 37 +#define IMX93_CLK_LPUART4 38 +#define IMX93_CLK_LPUART5 39 +#define IMX93_CLK_LPUART6 40 +#define IMX93_CLK_LPUART7 41 +#define IMX93_CLK_LPUART8 42 +#define IMX93_CLK_LPI2C1 43 +#define IMX93_CLK_LPI2C2 44 +#define IMX93_CLK_LPI2C3 45 +#define IMX93_CLK_LPI2C4 46 +#define IMX93_CLK_LPI2C5 47 +#define IMX93_CLK_LPI2C6 48 +#define IMX93_CLK_LPI2C7 49 +#define IMX93_CLK_LPI2C8 50 +#define IMX93_CLK_LPSPI1 51 +#define IMX93_CLK_LPSPI2 52 +#define IMX93_CLK_LPSPI3 53 +#define IMX93_CLK_LPSPI4 54 +#define IMX93_CLK_LPSPI5 55 +#define IMX93_CLK_LPSPI6 56 +#define IMX93_CLK_LPSPI7 57 +#define IMX93_CLK_LPSPI8 58 +#define IMX93_CLK_I3C1 59 +#define IMX93_CLK_I3C2 60 +#define IMX93_CLK_USDHC1 61 +#define IMX93_CLK_USDHC2 62 +#define IMX93_CLK_USDHC3 63 +#define IMX93_CLK_SAI1 64 +#define IMX93_CLK_SAI2 65 +#define IMX93_CLK_SAI3 66 +#define IMX93_CLK_CCM_CKO1 67 +#define IMX93_CLK_CCM_CKO2 68 +#define IMX93_CLK_CCM_CKO3 69 +#define IMX93_CLK_CCM_CKO4 70 +#define IMX93_CLK_HSIO 71 +#define IMX93_CLK_HSIO_USB_TEST_60M 72 +#define IMX93_CLK_HSIO_ACSCAN_80M 73 +#define IMX93_CLK_HSIO_ACSCAN_480M 74 +#define IMX93_CLK_ML_APB 75 +#define IMX93_CLK_ML 76 +#define IMX93_CLK_MEDIA_AXI 77 +#define IMX93_CLK_MEDIA_APB 78 +#define IMX93_CLK_MEDIA_LDB 79 +#define IMX93_CLK_MEDIA_DISP_PIX 80 +#define IMX93_CLK_CAM_PIX 81 +#define IMX93_CLK_MIPI_TEST_BYTE 82 +#define IMX93_CLK_MIPI_PHY_CFG 83 +#define IMX93_CLK_ADC 84 +#define IMX93_CLK_PDM 85 +#define IMX93_CLK_TSTMR1 86 +#define IMX93_CLK_TSTMR2 87 +#define IMX93_CLK_MQS1 88 +#define IMX93_CLK_MQS2 89 +#define IMX93_CLK_AUDIO_XCVR 90 +#define IMX93_CLK_SPDIF 91 +#define IMX93_CLK_ENET 92 +#define IMX93_CLK_ENET_TIMER1 93 +#define IMX93_CLK_ENET_TIMER2 94 +#define IMX93_CLK_ENET_REF 95 +#define IMX93_CLK_ENET_REF_PHY 96 +#define IMX93_CLK_I3C1_SLOW 97 +#define IMX93_CLK_I3C2_SLOW 98 +#define IMX93_CLK_USB_PHY_BURUNIN 99 +#define IMX93_CLK_PAL_CAME_SCAN 100 +#define IMX93_CLK_A55_GATE 101 +#define IMX93_CLK_CM33_GATE 102 +#define IMX93_CLK_ADC1_GATE 103 +#define IMX93_CLK_WDOG1_GATE 104 +#define IMX93_CLK_WDOG2_GATE 105 +#define IMX93_CLK_WDOG3_GATE 106 +#define IMX93_CLK_WDOG4_GATE 107 +#define IMX93_CLK_WDOG5_GATE 108 +#define IMX93_CLK_SEMA1_GATE 109 +#define IMX93_CLK_SEMA2_GATE 110 +#define IMX93_CLK_MU_A_GATE 111 +#define IMX93_CLK_MU_B_GATE 112 +#define IMX93_CLK_EDMA1_GATE 113 +#define IMX93_CLK_EDMA2_GATE 114 +#define IMX93_CLK_FLEXSPI1_GATE 115 +#define IMX93_CLK_GPIO1_GATE 116 +#define IMX93_CLK_GPIO2_GATE 117 +#define IMX93_CLK_GPIO3_GATE 118 +#define IMX93_CLK_GPIO4_GATE 119 +#define IMX93_CLK_FLEXIO1_GATE 120 +#define IMX93_CLK_FLEXIO2_GATE 121 +#define IMX93_CLK_LPIT1_GATE 122 +#define IMX93_CLK_LPIT2_GATE 123 +#define IMX93_CLK_LPTMR1_GATE 124 +#define IMX93_CLK_LPTMR2_GATE 125 +#define IMX93_CLK_TPM1_GATE 126 +#define IMX93_CLK_TPM2_GATE 127 +#define IMX93_CLK_TPM3_GATE 128 +#define IMX93_CLK_TPM4_GATE 129 +#define IMX93_CLK_TPM5_GATE 130 +#define IMX93_CLK_TPM6_GATE 131 +#define IMX93_CLK_CAN1_GATE 132 +#define IMX93_CLK_CAN2_GATE 133 +#define IMX93_CLK_LPUART1_GATE 134 +#define IMX93_CLK_LPUART2_GATE 135 +#define IMX93_CLK_LPUART3_GATE 136 +#define IMX93_CLK_LPUART4_GATE 137 +#define IMX93_CLK_LPUART5_GATE 138 +#define IMX93_CLK_LPUART6_GATE 139 +#define IMX93_CLK_LPUART7_GATE 140 +#define IMX93_CLK_LPUART8_GATE 141 +#define IMX93_CLK_LPI2C1_GATE 142 +#define IMX93_CLK_LPI2C2_GATE 143 +#define IMX93_CLK_LPI2C3_GATE 144 +#define IMX93_CLK_LPI2C4_GATE 145 +#define IMX93_CLK_LPI2C5_GATE 146 +#define IMX93_CLK_LPI2C6_GATE 147 +#define IMX93_CLK_LPI2C7_GATE 148 +#define IMX93_CLK_LPI2C8_GATE 149 +#define IMX93_CLK_LPSPI1_GATE 150 +#define IMX93_CLK_LPSPI2_GATE 151 +#define IMX93_CLK_LPSPI3_GATE 152 +#define IMX93_CLK_LPSPI4_GATE 153 +#define IMX93_CLK_LPSPI5_GATE 154 +#define IMX93_CLK_LPSPI6_GATE 155 +#define IMX93_CLK_LPSPI7_GATE 156 +#define IMX93_CLK_LPSPI8_GATE 157 +#define IMX93_CLK_I3C1_GATE 158 +#define IMX93_CLK_I3C2_GATE 159 +#define IMX93_CLK_USDHC1_GATE 160 +#define IMX93_CLK_USDHC2_GATE 161 +#define IMX93_CLK_USDHC3_GATE 162 +#define IMX93_CLK_SAI1_GATE 163 +#define IMX93_CLK_SAI2_GATE 164 +#define IMX93_CLK_SAI3_GATE 165 +#define IMX93_CLK_MIPI_CSI_GATE 166 +#define IMX93_CLK_MIPI_DSI_GATE 167 +#define IMX93_CLK_LVDS_GATE 168 +#define IMX93_CLK_LCDIF_GATE 169 +#define IMX93_CLK_PXP_GATE 170 +#define IMX93_CLK_ISI_GATE 171 +#define IMX93_CLK_NIC_MEDIA_GATE 172 +#define IMX93_CLK_USB_CONTROLLER_GATE 173 +#define IMX93_CLK_USB_TEST_60M_GATE 174 +#define IMX93_CLK_HSIO_TROUT_24M_GATE 175 +#define IMX93_CLK_PDM_GATE 176 +#define IMX93_CLK_MQS1_GATE 177 +#define IMX93_CLK_MQS2_GATE 178 +#define IMX93_CLK_AUD_XCVR_GATE 179 +#define IMX93_CLK_SPDIF_GATE 180 +#define IMX93_CLK_HSIO_32K_GATE 181 +#define IMX93_CLK_ENET1_GATE 182 +#define IMX93_CLK_ENET_QOS_GATE 183 +#define IMX93_CLK_SYS_CNT_GATE 184 +#define IMX93_CLK_TSTMR1_GATE 185 +#define IMX93_CLK_TSTMR2_GATE 186 +#define IMX93_CLK_TMC_GATE 187 +#define IMX93_CLK_PMRO_GATE 188 +#define IMX93_CLK_32K 189 +#define IMX93_CLK_END 190 + +#endif --=20 2.25.1 From nobody Tue Jun 23 19:25:07 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 620C1C4321E for ; Mon, 28 Feb 2022 02:07:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232438AbiB1CIZ (ORCPT ); Sun, 27 Feb 2022 21:08:25 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34990 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232419AbiB1CIQ (ORCPT ); Sun, 27 Feb 2022 21:08:16 -0500 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150083.outbound.protection.outlook.com [40.107.15.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 64BC79FF5; Sun, 27 Feb 2022 18:07:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LidbFeIHcrgy28RLlpfdsW0UApNgH8jfK4yTqDm6PEL23pdcbEtgXZn9A3ewrjlwY/DGp7dnIQ7pz3fgo9gJQeH4oudH+buzN0TISHSS340tbDYTD0tzx1kFwQFzCNodNiFE+iqT0iCa4LWd8+2ZoryuGnWRojOP+yKk5UMB/7L08RwNDt8x1gqaCdDWklD19JKRzV1Tz3ltZ8cBqChAYnTXiRBD/ckT4rjJDZvQ+dbyowKZMrntWXRSCGEYR5eqJf9r/t3t6wX/xUelMZHpDGcsQFSUziJ3wB9QcATuCJV6lY58T32AZ4qeeRNJ6S7uiY45u403KE3c8SFfK/D8Wg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9g+9CKeQ5Dn+IC8u70Km0ZCWZ0uS43pm4cOJi3IuQdw=; b=UuAcLQ/acxx2Ueq9jUECU3YtzgSipztaxwZw880GNSZPC+pGdo5zcyZpMM2v7y1D/BOrSHTar8cRZ8mnHTAB3eZCXa56wsJJr4go1g30n2TCssWDQ4mfqlrfHu4vWGgO7Mvt4jmgFmskn5lpnuRpvVP7ACspeyJrgiR5ryP6+IgXtAeKBUiILmeIn//BYx2Bod6/q/6jnfCek+c36spXZQaak/8BdWsGsCRzLcYgmPl4Im26ozxg6WEpKwBBOfv5IN/3s1IdHOkKH08l6zSzR0axxjNAurfZVQQK9e/PYbYyfrb9fE7/l6u4b0vJF+rT8hgHa0+HydW7/uOPnWHfoA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9g+9CKeQ5Dn+IC8u70Km0ZCWZ0uS43pm4cOJi3IuQdw=; b=UBz27f4zu5FagAE3UbTvOlsgcQPxSA8l4ZU89IMrbYEjSGRHNW2WVJUA76kyxoTau280nKeFuy5E00FMVUyv+55GPyEKcqgbO2HvN/DUd/QzDogHGM1qOwdk1NjOtnR3bU1VQraX1Fu9zjAjdqT4gBn3Y9wUjiBvsc6y+hdz8HQ= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PAXPR04MB8734.eurprd04.prod.outlook.com (2603:10a6:102:21e::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5017.26; Mon, 28 Feb 2022 02:07:29 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Mon, 28 Feb 2022 02:07:29 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V6 3/5] clk: imx: add i.MX93 composite clk Date: Mon, 28 Feb 2022 10:09:06 +0800 Message-Id: <20220228020908.2810346-4-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220228020908.2810346-1-peng.fan@oss.nxp.com> References: <20220228020908.2810346-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0218.apcprd06.prod.outlook.com (2603:1096:4:68::26) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f18fccef-8474-4866-e53f-08d9fa5f12e7 X-MS-TrafficTypeDiagnostic: PAXPR04MB8734:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: AXSOg+LcU0tdxtJWV50Fvh0C9sBaGX+5IoihRZyw8NGqu0JHLdEzRi94us63JpJO+LCTnRfZ6tl45Op6nSmLEy9/vIh9cfPYQMZCJKaEgg//fLIpXmQ0qydKd/X5BpRjlmp9OMk9LWM1j8OuEjOrFlR9bSbFxFnADuIkPX2NdS5aqA7GQVYKSeghU/PXduT2UNRhZ+bVrq49EvRACcS7YHXZq6BzXAeFo8QN+hc6DbhnRAR6wA7UBejw+nqqx6A8eg7gNOZWLRjvkJEDvmCZRvYCojdRtFaLdFz8ZvtX+PrVt6lgiZXAh3Zej3UqMvUs6vsagMRXIayWKc3GQL+iqy2jqaRC1de1Vlu4Myqn52WJF+GNkQTFm/5ORsakboTYoOjedUIs6Oz2RP46iZVVMPspIv8IILN5BZLRcMp10U4WPkEI2HHFdVxOKU3+3/NPfPa58t7C2OYTJByqKkpIdsw4xbqIFKN11pbErxS36ob87awOE2bIQFqi3KcRD5Xb8W1nDGtSOs2uWWG4IuFIJ9hAujCd4eBDmI5UjjtEZTpDped6rHxLfiWxFOWSbgcIfA5amRU91zX8WJXm/nmRvC1ZIuqXhtXtTnq/hJDhIYfmqazp4sLlh8/aILr2kuDyYtOHu1rYWNWBbGrtc93S7IlPr6zn1pxR089/xSApw2fYYC8dMXd0qU9yCAh6hyNhuRCmv956aZTBdsnRpoZSLw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(2616005)(5660300002)(66946007)(7416002)(66556008)(1076003)(86362001)(83380400001)(4326008)(8936002)(508600001)(186003)(26005)(6486002)(6506007)(52116002)(8676002)(6666004)(38100700002)(38350700002)(316002)(2906002)(66476007)(6512007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?SrUgPSWi9TNwDQTmXNip0xy7YBTlYW5CYgx58w+H2kPRb0GErSQ3fF58fHOt?= =?us-ascii?Q?CqpNZBDo6OpqgjfTYU7f0krRt+v+G2DveSL0e+aM6whr+oQgEfYmu1NueCWh?= =?us-ascii?Q?bsTBIPlRFQqUrm3nI3ZSxIer6/Ht0ZjhH3PIOCZ5auAotN+EkDs9GkVi+yRK?= =?us-ascii?Q?+/P1eVNkvUSl89NuTIZ3SfReig1M+UbUksrpAgAfJ2UkldxkgbePrivh9Zu4?= =?us-ascii?Q?LfUFQpQAZ1OrVShM5B2WP6lbC7/qIE3Z8G4P4xNv4RDRmHVtcchO/dkH+Lpk?= =?us-ascii?Q?ddzizE/S+TzavB2v8IGeY6OD9LBkvKeTpnLilHed9W3okS4b6ib0aOs3s9dw?= =?us-ascii?Q?HmqaHyiQIwMggNzBdBXAPHRCyZ1oSR9nwOrTeFSLmEh2b5ei5cWGruC/aMvg?= =?us-ascii?Q?BX/oE3GLynlL8ZC57UiK8gBKa5dE8Nwr2DO5NKEaqOZ+LRlNmWC7hhm76Hbo?= =?us-ascii?Q?CA/VEpVHQaiORde932LRajwgZ7YK/8tkwV0y9PUtlHIXlJWfSPjnLXCTij7K?= =?us-ascii?Q?SvcXlGRZIXZ9CfkkaC7n/Vf+Gh1afIVDygeoUmZFB66oDqlQ1YParfOFXVAg?= =?us-ascii?Q?yfUXLghGQKWt3SsK9yRzwf99SHueqhfdxQzJ/fwqWEzdUJ1IiBozttpe30Fx?= =?us-ascii?Q?kwOL+Ud/+DI9NTzawzjxFnSVvEzzItGSM0BwfReC2FPVuZDarBRmlQ+wj5Zz?= =?us-ascii?Q?2q8BeTPfy0wDkvUUukymkhF7xB5a51ehDsocFDymLJ9oHXqMXZhzuwAR3wcI?= =?us-ascii?Q?W3vpC7J10esqXMfr9LEqVIWmU1giHAg18qRyWQnxr2lj4mWWabejQd3qmKlA?= =?us-ascii?Q?GxA8T2rJ/bghF3ez7BL++LwIWro2vwvir4TK6H2uBqoOKJDX1xY5f7ElM8S0?= =?us-ascii?Q?kLSakRAqyat1DRJdWdoyk3rmqjNH1uk2XP098Rlm8tljh1zNDopkMMTN1ynC?= =?us-ascii?Q?Q5c/jvR1XvN4ur91QMivu96pYGXrCNQKGKfPBW/NzL1ssYMwab1D8fBxZsTI?= =?us-ascii?Q?E2T5ZHuyoTq52/ndLXbw4gFBDtcDcit1QZYoKNMFTpOM5N/VOJuYZ4XpZ0A2?= =?us-ascii?Q?XHftnwrQzFE1m8wGzgdTPXHByCGwf8IDyg/e0qUMz4OUNLFBD3c0s/+T3prG?= =?us-ascii?Q?B2kJBeg1ckBh84iMMOC9qmIwWOSf3hepOcHnRuljGABcdG0B17lzkA9J5ZHs?= =?us-ascii?Q?bt6080d8mYJRagVMAAW0pFY8f6W9KPRID1sLMMPNOlQXOb90etoKlm85MeBZ?= =?us-ascii?Q?W+Ny5IQbBsnVm9MT38GTudwpa13xlcuSfKKGuAYNbJ4vWXg1einqiFbCB+Ff?= =?us-ascii?Q?1lNtwWQeaAsizeb4K1OMhM75DsimlJxmA7gLVh/zCO0v3sqTuS93mas/vJnY?= =?us-ascii?Q?tm/l2ggNsYka1sZt1xMaAQMv0D5Lhtsp4x4qAU/M171m4jhA9ujr2KtoVpZT?= =?us-ascii?Q?IlLJozM1MTQ2NuelyYrF+AQwZ11qqQ3LxWBq9Cl49p4rjsBGfdYtuZF6utc0?= =?us-ascii?Q?+W9tRohjMn0zfvlkYX8TwZRxTdOYB9BWdsEH261mZEBALpK0/A0Pjm2w4Ajv?= =?us-ascii?Q?oVLsaAyFNbH0avvSn2CJID2yVKv5vyHZKYS7tx206I3Ew6hnzUDrRtgicTlI?= =?us-ascii?Q?g+D4wCv4yfbokI4GsYldJx4=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: f18fccef-8474-4866-e53f-08d9fa5f12e7 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2022 02:07:29.7234 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: /7RZY8rRikj6B7SdhxzAZ20q+Gdg1JhPfpc/AN7EFVbahxe3fXXoVOIkapk9KyK6UN43CGHpnwXyFDMglvrRJg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8734 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan i.MX93 CCM ROOT clock has a mux, gate and divider in one register, here is to combine all these into one composite clk and simplify clk tree. i.MX93 CCM is a new IP compared with i.MX8M, so introduce a new file. Reviewed-by: Abel Vesa Reviewed-by: Stephen Boyd Signed-off-by: Peng Fan --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-composite-93.c | 93 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 9 +++ 3 files changed, 103 insertions(+) create mode 100644 drivers/clk/imx/clk-composite-93.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index aa8f5204d7e1..36c04922d789 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -4,6 +4,7 @@ mxc-clk-objs +=3D clk.o mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o +mxc-clk-objs +=3D clk-composite-93.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-composite-93.c b/drivers/clk/imx/clk-compo= site-93.c new file mode 100644 index 000000000000..b44619aa5ca5 --- /dev/null +++ b/drivers/clk/imx/clk-composite-93.c @@ -0,0 +1,93 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2021 NXP + * + * Peng Fan + */ + +#include +#include +#include +#include +#include + +#include "clk.h" + +#define CCM_DIV_SHIFT 0 +#define CCM_DIV_WIDTH 8 +#define CCM_MUX_SHIFT 8 +#define CCM_MUX_MASK 3 +#define CCM_OFF_SHIFT 24 + +#define AUTHEN_OFFSET 0x30 +#define TZ_NS_SHIFT 9 +#define TZ_NS_MASK BIT(9) + +struct clk_hw *imx93_clk_composite_flags(const char *name, const char * co= nst *parent_names, + int num_parents, void __iomem *reg, + unsigned long flags) +{ + struct clk_hw *hw =3D ERR_PTR(-ENOMEM), *mux_hw; + struct clk_hw *div_hw, *gate_hw; + struct clk_divider *div =3D NULL; + struct clk_gate *gate =3D NULL; + struct clk_mux *mux =3D NULL; + bool clk_ro =3D false; + + mux =3D kzalloc(sizeof(*mux), GFP_KERNEL); + if (!mux) + goto fail; + + mux_hw =3D &mux->hw; + mux->reg =3D reg; + mux->shift =3D CCM_MUX_SHIFT; + mux->mask =3D CCM_MUX_MASK; + mux->lock =3D &imx_ccm_lock; + + div =3D kzalloc(sizeof(*div), GFP_KERNEL); + if (!div) + goto fail; + + div_hw =3D &div->hw; + div->reg =3D reg; + div->shift =3D CCM_DIV_SHIFT; + div->width =3D CCM_DIV_WIDTH; + div->lock =3D &imx_ccm_lock; + div->flags =3D CLK_DIVIDER_ROUND_CLOSEST; + + if (!(readl(reg + AUTHEN_OFFSET) & TZ_NS_MASK)) + clk_ro =3D true; + + if (clk_ro) { + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ro_ops, div_hw, + &clk_divider_ro_ops, NULL, NULL, flags); + } else { + gate =3D kzalloc(sizeof(*gate), GFP_KERNEL); + if (!gate) + goto fail; + + gate_hw =3D &gate->hw; + gate->reg =3D reg; + gate->bit_idx =3D CCM_OFF_SHIFT; + gate->lock =3D &imx_ccm_lock; + gate->flags =3D CLK_GATE_SET_TO_DISABLE; + + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ops, div_hw, + &clk_divider_ops, gate_hw, + &clk_gate_ops, flags | CLK_SET_RATE_NO_REPARENT); + } + + if (IS_ERR(hw)) + goto fail; + + return hw; + +fail: + kfree(gate); + kfree(div); + kfree(mux); + return ERR_CAST(hw); +} +EXPORT_SYMBOL_GPL(imx93_clk_composite_flags); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 7d220a01de1f..63eb7c53b123 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -419,6 +419,15 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *na= me, IMX_COMPOSITE_FW_MANAGED, \ IMX_COMPOSITE_CLK_FLAGS_CRITICAL_GET_RATE_NO_CACHE) =20 +struct clk_hw *imx93_clk_composite_flags(const char *name, + const char * const *parent_names, + int num_parents, + void __iomem *reg, + unsigned long flags); +#define imx93_clk_composite(name, parent_names, num_parents, reg) \ + imx93_clk_composite_flags(name, parent_names, num_parents, reg, \ + CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE) + struct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *paren= t_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, --=20 2.25.1 From nobody Tue Jun 23 19:25:07 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4545AC433EF for ; Mon, 28 Feb 2022 02:07:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232404AbiB1CIW (ORCPT ); Sun, 27 Feb 2022 21:08:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35336 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232430AbiB1CIU (ORCPT ); Sun, 27 Feb 2022 21:08:20 -0500 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150083.outbound.protection.outlook.com [40.107.15.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5D14812778; Sun, 27 Feb 2022 18:07:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eA/T3zlmqUfxy1pxdk5KaFTupsmmaY4kgi69FFFLcKIK+CPIYugZ29Vp4aszDNXqXrCH83VAMy8IMWHEsEMXzB881/EkvVAk9TKldw84P5ohgvOsBGNr4NGJFgN+MltEouYWASIVQ0YIRe3kQG6CLZqPjv8AjLpVHV8tbTrlieGw8jvA9hmPBjPemM1Gfto+zXlqE4StYFFYKXhD0Ej/WmmUmvxVKii4aICCEbTyRxKb71pHReHmy0Y/Bh2QBqqfbz6JlXH0AdCrlf4jwcYpBLxNt30RCg5YzwSDkf4qP0d47rpCE+EgQ+69brgT/O28ufP81znfk0proBUb3q8OTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=f7ujGCJMgvwG8xnLQHSLuzB9tKsxtRmW8CN/sPbqi4Q=; b=GO5I7AxCghcH/aXYO7nKPesYk/qbJ5HbF2XfJyBejxTZ3RjG3HSrWCZb0NMRYFv8Oxt23Aqy6HPyRHfRhtlmdkjgE33HijOeqTJTmcYwTUiVwDrPGz12d8K2yuRILt5t3mkpnNOQFUvjyhWgUGSgD5E+l5JwNS+/ffVp2P/xPtW3pd7uKluDbGpy9Cx3W1w6MadnLNFGlCNVPT3vtY/YTJl5iBRLn39ohunL6s56Wzz680LPY5kdOGOKTpdjNWzsL0vICzYCRI0SEqR0QWpfqZQRB781lDCaAGnPNEUu0lVwPVX6VQhB2pgT8kcDWnaJiix79jiAHYsucpbIp/KXAQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=f7ujGCJMgvwG8xnLQHSLuzB9tKsxtRmW8CN/sPbqi4Q=; b=XOYGAQA5jw7k+yH2tk9EPtJuzPqHYKBQ7i+jIOYEHDEVBceL/BZDJELrF+1717gcFtErzd8vA+76jd+bHl9Xb1v40fBk9ViYI9AhXLKTNxXiSDf5q9Jv//W4QeO1Lb+qeX8tm9JRQWvHIuBUcja+nzSOW3+OE2VRmiBLPcqH82U= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PAXPR04MB8734.eurprd04.prod.outlook.com (2603:10a6:102:21e::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5017.26; Mon, 28 Feb 2022 02:07:33 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Mon, 28 Feb 2022 02:07:33 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V6 4/5] clk: imx: support fracn gppll Date: Mon, 28 Feb 2022 10:09:07 +0800 Message-Id: <20220228020908.2810346-5-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220228020908.2810346-1-peng.fan@oss.nxp.com> References: <20220228020908.2810346-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0218.apcprd06.prod.outlook.com (2603:1096:4:68::26) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 4097dc96-bac7-4349-57c8-08d9fa5f154f X-MS-TrafficTypeDiagnostic: PAXPR04MB8734:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: p9vDP6rBn7v4iZI3nVWlaPEJZOmQFdNDAIikIM+oLgXYog8MgRxkMA+74VDpNb49GcB1oFSIW5f5U+E7d1ywi6CbXGjVGv+1OVrd8aJr6BkJbTcuJekBILJvUmkuMU2CExt21LfVv0AAckoWBNafynDOgZxydOmIu++f9M4Asrq9ef3CO66T2z6hB/gai7RdFYBpP9XI4EiNgytQ7mOjN9kPZV+M7JG3A0O4z7DoI14Vg94AjFC4r/cZ2U10sCDZk9A+x2QHjMoIRfqb9Ayy9/cyfFDPvAlYThNIpOrgvtEakx88DD673PXVT/uk0UIJdMT6QPc2gDvl9X8Gg8wYDWgdr67eN91su3i/ROxs9AAZ0D3/BppYF6oVkmchbZmo4wqHm66O8+4xgL6NcicExRSYHhfwPLvQ0vZy0nh8/uDVwUG9lLUlGsbpJjQAmCObhzrECN4+ZGyNGzLJxphQrmf/+QlnjRl+8LO6Cw46vma5+OUSHI3CAES0Sb4OLJoQhzbVloBhELPf2CJi+3YqYLQ1Gy0UPeyutQTK1s1RmdWqOwRX01YaaluKQFaQBCAZGD6TXfR0orUFmRvMQwhoUEb0dYgh+6hKMW6k/RBFOsZ88Ej11rDnqRBeq2MSQQjD0Ru1OUHbspWFaFFUmJJTD7nJuSD1qiajn/ff2GODiYICkZZDo4ER7PE4qDwyWfEorT5k09Su+jP14RvaTnQIsA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(2616005)(5660300002)(66946007)(7416002)(66556008)(1076003)(86362001)(83380400001)(4326008)(8936002)(508600001)(186003)(26005)(6486002)(6506007)(52116002)(8676002)(6666004)(38100700002)(38350700002)(30864003)(316002)(2906002)(66476007)(6512007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?P5CH7bIC3Ip5y9eKqOwQ7mhGQ6Sn4qzLTKqMzEBZTYhJ1aWwQpSAMFNA3TA6?= =?us-ascii?Q?3NhhnIOd7fxCYJS0QE89mGeKXOWDp3AzLN5P4VEeJSEiMb/0KnZNIiesjan1?= =?us-ascii?Q?d++7RmJx7GuMJMJ1mKLe+dfGJCVKG6kpM46WZ9j09Gne2OfdRETD51OOi+5/?= =?us-ascii?Q?wHbHFcBJ/X9X4ykVba1eqpKfU8F79j0utOVuedPN4/YoP4vkIfgwU/mSm/Cy?= =?us-ascii?Q?MSdgq+M/5XhtK1zcF37y+9MqGnAC0dw9LN5Yl8sfyiVYgHe6PRUPR4qQXq9/?= =?us-ascii?Q?Dnxf4hy/EN0vXBjiX+2ff76K92rYDd7IzMrdr6WfzivuRqxNNe1g2r6NT7C2?= =?us-ascii?Q?z5pgx2jvNNw+afUNHqvN9AYjHmZzngFdcK/3SYpmgrDKbrqxkJQx6uKamxVP?= =?us-ascii?Q?S0lY+q/REPIMKGAf5rXH23L6+pLpGh/MsYnRcyhb/p1+2EhtAJNfAqzfT2WE?= =?us-ascii?Q?Ouw6lRI26qqexsL527Xc1yS8NU++PW6iFQ/kPBFIBD9D2SxOFDzbfMYkODJ0?= =?us-ascii?Q?nVM8eY3jNOHWxTAAaQMdLU7SrkpKgfYtA4YHr15hKzRjTtkTIQropvQQZhqz?= =?us-ascii?Q?Gl2GAr/7EHKNz8U2Q6YgmMr+cRUkT9qATjDJuCcwkuCGRz7D9L0ck1q6AtFD?= =?us-ascii?Q?ex/99j/Lu46Imsi4St9K8slAvzt7IQtl4JVu/yUeyMNd/1+kL21Oh1h3IwzA?= =?us-ascii?Q?fmJB1T2OWaoTx8YJTddTJA8hwRMkEou3Lmcy/+JfG78IY2xpfRyxfR+H93fl?= =?us-ascii?Q?RPwiDpNWJRboufWVLnsmcg04HccjpkkWXO1l3BCs6svKEyo2RgOeTTv9/GUm?= =?us-ascii?Q?Z7KJN8fgepXXUC64zEpA32HFQF1Weo/+n+RQmoZ1y01ECxrf1RZylwcYImI5?= =?us-ascii?Q?S10U2qo2YK5OZUh6Ysuac5izkHYsfGg3QTkOIECMCyYbs0kAj8YviT/P3V8R?= =?us-ascii?Q?+LAVQopxFR5gXrcRr1XmVSXo/k78On6mnf0qBpqDz4GUMppNhEkffrKJh/uq?= =?us-ascii?Q?h6mcxCurPdqZZbgiyOmAbINSXkZSu3fUN10Il3vwLRS92mOrbt0JyTJA5S/2?= =?us-ascii?Q?U8IF8JBS8XndPluhS6EUmCV6LaY6W2nmgdp4IR1PvQD3+RNhyqA/eai1aXh/?= =?us-ascii?Q?lTWawHVxnTUOzsuLjOUd+aCJ5VL+itIKsXFqVqEm0/2ObVVd+9n4leqj7XBC?= =?us-ascii?Q?FY3xGXUqNJWOZsFv2p2HCPqb1QVqeZFD8jItIW6t0QB0ajQ1JUFA3pGd+0jZ?= =?us-ascii?Q?Jh+B8eL0k4hgMuI5mL7t8gYdVCl9QGtOrEFNhjUdqUoST/I3Qi/XwJY/VEV8?= =?us-ascii?Q?YUoepHL3lyHPjLvH6xYIe6NcZwBpPp103iu1e1/f9hKzWRCgbaTG5do3kGSU?= =?us-ascii?Q?s5filMNgqPkRlEpq1iV5DfITMBy+XzVPSArw1+XINVUqqXOb51ZKnriLQfgt?= =?us-ascii?Q?hZhP/VaUkUyYZHUqwM26Cvq9+JGIACb4pNQY7xwsOvb42X6AJaNNFrENZIRy?= =?us-ascii?Q?33RVacv011utPDylV1lz8tDDHe/wR7u/oujSinr32ezbcoCdMtcfcFgLmwVL?= =?us-ascii?Q?qvGOLBQDwo5jYyJ/ojP0zT80A132FHBJboOKa8ih8HJWirOZUKsZkmG3Btxm?= =?us-ascii?Q?xpJDUpq9pv8CBMTykJSkM1o=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4097dc96-bac7-4349-57c8-08d9fa5f154f X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2022 02:07:33.8354 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Uimq56wnaveG8gqbRe87j+wqlAFrdGSFyx9dp9g3RNVT0gTpAyJJ4wk51hU2LNa+m+3cgYlAB1WPHdnC8X5f2g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8734 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan This PLL module is a Fractional-N synthesizer, supporting 30-bit numerator and denominator. Numerator is a signed number. It has feature to adjust fractional portion of feedback divider dynamically. This fracn gppll is used in i.MX93. Reviewed-by: Abel Vesa Reviewed-by: Sascha Hauer Signed-off-by: Peng Fan --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-fracn-gppll.c | 323 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 21 ++ 3 files changed, 345 insertions(+) create mode 100644 drivers/clk/imx/clk-fracn-gppll.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 36c04922d789..60c8a4bb7574 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -5,6 +5,7 @@ mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o mxc-clk-objs +=3D clk-composite-93.o +mxc-clk-objs +=3D clk-fracn-gppll.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-fracn-gppll.c b/drivers/clk/imx/clk-fracn-= gppll.c new file mode 100644 index 000000000000..71c102d950ab --- /dev/null +++ b/drivers/clk/imx/clk-fracn-gppll.c @@ -0,0 +1,323 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define PLL_CTRL 0x0 +#define CLKMUX_BYPASS BIT(2) +#define CLKMUX_EN BIT(1) +#define POWERUP_MASK BIT(0) + +#define PLL_ANA_PRG 0x10 +#define PLL_SPREAD_SPECTRUM 0x30 + +#define PLL_NUMERATOR 0x40 +#define PLL_MFN_MASK GENMASK(31, 2) + +#define PLL_DENOMINATOR 0x50 +#define PLL_MFD_MASK GENMASK(29, 0) + +#define PLL_DIV 0x60 +#define PLL_MFI_MASK GENMASK(24, 16) +#define PLL_RDIV_MASK GENMASK(15, 13) +#define PLL_ODIV_MASK GENMASK(7, 0) + +#define PLL_DFS_CTRL(x) (0x70 + (x) * 0x10) + +#define PLL_STATUS 0xF0 +#define LOCK_STATUS BIT(0) + +#define DFS_STATUS 0xF4 + +#define LOCK_TIMEOUT_US 200 + +#define PLL_FRACN_GP(_rate, _mfi, _mfn, _mfd, _rdiv, _odiv) \ + { \ + .rate =3D (_rate), \ + .mfi =3D (_mfi), \ + .mfn =3D (_mfn), \ + .mfd =3D (_mfd), \ + .rdiv =3D (_rdiv), \ + .odiv =3D (_odiv), \ + } + +struct clk_fracn_gppll { + struct clk_hw hw; + void __iomem *base; + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; +}; + +/* + * Fvco =3D Fref * (MFI + MFN / MFD) + * Fout =3D Fvco / (rdiv * odiv) + */ +static const struct imx_fracn_gppll_rate_table fracn_tbl[] =3D { + PLL_FRACN_GP(650000000U, 81, 0, 0, 0, 3), + PLL_FRACN_GP(594000000U, 198, 0, 0, 0, 8), + PLL_FRACN_GP(560000000U, 70, 0, 0, 0, 3), + PLL_FRACN_GP(400000000U, 50, 0, 0, 0, 3), + PLL_FRACN_GP(393216000U, 81, 92, 100, 0, 5) +}; + +struct imx_fracn_gppll_clk imx_fracn_gppll =3D { + .rate_table =3D fracn_tbl, + .rate_count =3D ARRAY_SIZE(fracn_tbl), +}; +EXPORT_SYMBOL_GPL(imx_fracn_gppll); + +static inline struct clk_fracn_gppll *to_clk_fracn_gppll(struct clk_hw *hw) +{ + return container_of(hw, struct clk_fracn_gppll, hw); +} + +static const struct imx_fracn_gppll_rate_table * +imx_get_pll_settings(struct clk_fracn_gppll *pll, unsigned long rate) +{ + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + for (i =3D 0; i < pll->rate_count; i++) + if (rate =3D=3D rate_table[i].rate) + return &rate_table[i]; + + return NULL; +} + +static long clk_fracn_gppll_round_rate(struct clk_hw *hw, unsigned long ra= te, + unsigned long *prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + /* Assuming rate_table is in descending order */ + for (i =3D 0; i < pll->rate_count; i++) + if (rate >=3D rate_table[i].rate) + return rate_table[i].rate; + + /* return minimum supported value */ + return rate_table[pll->rate_count - 1].rate; +} + +static unsigned long clk_fracn_gppll_recalc_rate(struct clk_hw *hw, unsign= ed long parent_rate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + u32 pll_numerator, pll_denominator, pll_div; + u32 mfi, mfn, mfd, rdiv, odiv; + u64 fvco =3D parent_rate; + long rate =3D 0; + int i; + + pll_numerator =3D readl_relaxed(pll->base + PLL_NUMERATOR); + mfn =3D FIELD_GET(PLL_MFN_MASK, pll_numerator); + + pll_denominator =3D readl_relaxed(pll->base + PLL_DENOMINATOR); + mfd =3D FIELD_GET(PLL_MFD_MASK, pll_denominator); + + pll_div =3D readl_relaxed(pll->base + PLL_DIV); + mfi =3D FIELD_GET(PLL_MFI_MASK, pll_div); + + rdiv =3D FIELD_GET(PLL_RDIV_MASK, pll_div); + rdiv =3D rdiv + 1; + odiv =3D FIELD_GET(PLL_ODIV_MASK, pll_div); + switch (odiv) { + case 0: + odiv =3D 2; + break; + case 1: + odiv =3D 3; + break; + default: + break; + } + + /* + * Sometimes, the recalculated rate has deviation due to + * the frac part. So find the accurate pll rate from the table + * first, if no match rate in the table, use the rate calculated + * from the equation below. + */ + for (i =3D 0; i < pll->rate_count; i++) { + if (rate_table[i].mfn =3D=3D mfn && rate_table[i].mfi =3D=3D mfi && + rate_table[i].mfd =3D=3D mfd && rate_table[i].rdiv =3D=3D rdiv && + rate_table[i].odiv =3D=3D odiv) + rate =3D rate_table[i].rate; + } + + if (rate) + return (unsigned long)rate; + + /* Fvco =3D Fref * (MFI + MFN / MFD) */ + fvco =3D fvco * mfi * mfd + fvco * mfn; + do_div(fvco, mfd * rdiv * odiv); + + return (unsigned long)fvco; +} + +static int clk_fracn_gppll_wait_lock(struct clk_fracn_gppll *pll) +{ + u32 val; + + return readl_poll_timeout(pll->base + PLL_STATUS, val, + val & LOCK_STATUS, 0, LOCK_TIMEOUT_US); +} + +static int clk_fracn_gppll_set_rate(struct clk_hw *hw, unsigned long drate, + unsigned long prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate; + u32 tmp, pll_div, ana_mfn; + int ret; + + rate =3D imx_get_pll_settings(pll, drate); + + /* Disable output */ + tmp =3D readl_relaxed(pll->base + PLL_CTRL); + tmp &=3D ~CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Power Down */ + tmp &=3D ~POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Disable BYPASS */ + tmp &=3D ~CLKMUX_BYPASS; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + pll_div =3D FIELD_PREP(PLL_RDIV_MASK, rate->rdiv) | rate->odiv | + FIELD_PREP(PLL_MFI_MASK, rate->mfi); + writel_relaxed(pll_div, pll->base + PLL_DIV); + writel_relaxed(rate->mfd, pll->base + PLL_DENOMINATOR); + writel_relaxed(FIELD_PREP(PLL_MFN_MASK, rate->mfn), pll->base + PLL_NUMER= ATOR); + + /* Wait for 5us according to fracn mode pll doc */ + udelay(5); + + /* Enable Powerup */ + tmp |=3D POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Wait Lock */ + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + /* Enable output */ + tmp |=3D CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + ana_mfn =3D readl_relaxed(pll->base + PLL_STATUS); + ana_mfn =3D FIELD_GET(PLL_MFN_MASK, ana_mfn); + + WARN(ana_mfn !=3D rate->mfn, "ana_mfn !=3D rate->mfn\n"); + + return 0; +} + +static int clk_fracn_gppll_prepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + int ret; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + if (val & POWERUP_MASK) + return 0; + + val |=3D CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D CLKMUX_EN; + writel_relaxed(val, pll->base + PLL_CTRL); + + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + val &=3D ~CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + return 0; +} + +static int clk_fracn_gppll_is_prepared(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + + return (val & POWERUP_MASK) ? 1 : 0; +} + +static void clk_fracn_gppll_unprepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + val &=3D ~POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); +} + +static const struct clk_ops clk_fracn_gppll_ops =3D { + .prepare =3D clk_fracn_gppll_prepare, + .unprepare =3D clk_fracn_gppll_unprepare, + .is_prepared =3D clk_fracn_gppll_is_prepared, + .recalc_rate =3D clk_fracn_gppll_recalc_rate, + .round_rate =3D clk_fracn_gppll_round_rate, + .set_rate =3D clk_fracn_gppll_set_rate, +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk) +{ + struct clk_fracn_gppll *pll; + struct clk_hw *hw; + struct clk_init_data init; + int ret; + + pll =3D kzalloc(sizeof(*pll), GFP_KERNEL); + if (!pll) + return ERR_PTR(-ENOMEM); + + init.name =3D name; + init.flags =3D pll_clk->flags; + init.parent_names =3D &parent_name; + init.num_parents =3D 1; + init.ops =3D &clk_fracn_gppll_ops; + + pll->base =3D base; + pll->hw.init =3D &init; + pll->rate_table =3D pll_clk->rate_table; + pll->rate_count =3D pll_clk->rate_count; + + hw =3D &pll->hw; + + ret =3D clk_hw_register(NULL, hw); + if (ret) { + pr_err("%s: failed to register pll %s %d\n", __func__, name, ret); + kfree(pll); + return ERR_PTR(ret); + } + + return hw; +} +EXPORT_SYMBOL_GPL(imx_clk_fracn_gppll); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 63eb7c53b123..a7cbbcd1a3f4 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -72,6 +72,27 @@ extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; =20 +/* NOTE: Rate table should be kept sorted in descending order. */ +struct imx_fracn_gppll_rate_table { + unsigned int rate; + unsigned int mfi; + unsigned int mfn; + unsigned int mfd; + unsigned int rdiv; + unsigned int odiv; +}; + +struct imx_fracn_gppll_clk { + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; + int flags; +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk); + +extern struct imx_fracn_gppll_clk imx_fracn_gppll; + #define imx_clk_cpu(name, parent_name, div, mux, pll, step) \ to_clk(imx_clk_hw_cpu(name, parent_name, div, mux, pll, step)) =20 --=20 2.25.1 From nobody Tue Jun 23 19:25:07 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1B032C433F5 for ; Mon, 28 Feb 2022 02:07:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232443AbiB1CI2 (ORCPT ); Sun, 27 Feb 2022 21:08:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35590 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232421AbiB1CIW (ORCPT ); Sun, 27 Feb 2022 21:08:22 -0500 Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150083.outbound.protection.outlook.com [40.107.15.83]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 551AA17A83; Sun, 27 Feb 2022 18:07:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ayi0GHf4CU2cRYqwWZBc7D91XXCD/Plio2OQhA5nvheU0QyTQDPXMbXRQC9Yk9Q6jhmcOCm1raZK6i57I0sIhoFyvrYt/bxI/9CDvzjLb5aisqkIFSRVD+sHoLusDQC9PwTGjD36bq9VlhIyIr+jpK5cqit8hzf1WrPvUayxOIVZ7OnIvALneyO4UtY1xM2jKGfIDPnAP2OqPe0+4bn26xFC0CXpPuM4mSNraRehuchtaL1gttbe1J2kurEsBFQGtI6UVsvxINArgybWMEkNOLXDISGIFBweNsqLvuUIKEjseUOYXR7wFMkacn8cPL4Ca0YOiMNgtPFakBuOykrcFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FLPpE47/LX0ZxqHPU1XTgN2MrNlu3NuayPJ+FKBkUU4=; b=USA/T6jfGyZx36fXUNL/hdiVkzj0DzAwXwE0lueuLX81a7Ru8Qs+6Y0mt3uvyFWGrtCNAMeEGXb9f5IWI7BejeugyH5Df52L0yyPTrRM9hmsIQr9Yu/GZkaZHQPRKLjQxsS/nv6Phss+GEeJyWRZ4EEoS7ykj7hLWu6wwt9T03FTFnGaJes7yhkBG7gjulv+9wgYoQmf99dN/fT5FniCBkevX9PQnpIMsLm3YDquEFzn6Ofc04NdnaxbKhRNBPT1clru3ExaWdfn0Z2JbB/fKH+0JtdWXjRw/llKGKzLiKSde5Jy0eTcktwiPLUnCfCuX+Os+RPBbLGx0thFMH6reQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FLPpE47/LX0ZxqHPU1XTgN2MrNlu3NuayPJ+FKBkUU4=; b=fV617UtOsT2ttqw3or70YYckBSly88MJOpqXCQggoNbAO3DDqPJiIdachucRNZMEGDNj0+exNRjkyh68t8wPGfoOsfAV9w/RBGimiZMiYif+PhpVbFadkW+4YEUG4IWLiwWGlYBMcp7xkaXhtpqP+BxKmoG++N5zzeaIWGOk3+s= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by PAXPR04MB8734.eurprd04.prod.outlook.com (2603:10a6:102:21e::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5017.26; Mon, 28 Feb 2022 02:07:37 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Mon, 28 Feb 2022 02:07:37 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V6 5/5] clk: imx: add i.MX93 clk Date: Mon, 28 Feb 2022 10:09:08 +0800 Message-Id: <20220228020908.2810346-6-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220228020908.2810346-1-peng.fan@oss.nxp.com> References: <20220228020908.2810346-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0218.apcprd06.prod.outlook.com (2603:1096:4:68::26) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: de5263d4-ee01-43f2-c646-08d9fa5f17c2 X-MS-TrafficTypeDiagnostic: PAXPR04MB8734:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 3XbtDkx8aSyJNBCjK0QNGOgl3BXL0INSTvzLQMzcD2VrO98rXdmDPELQlNdsqL0FIMzwpUc3mRQj6MQTddpzPL0Wq/tvRcxU9i8CX7nOOYUK5kqyYF8+pVYLt2J4AwVPle2WJBntn1b2HkQ7rdroE1TppwQZY+zJEGQIpHbSLgj88QatRdPK4yMBaDU8DvWNlPAHAvBvFtMJu/JTKNAVwrp89hU72NlpRo8MsaH5KN6PpnQwp1w3+zWaxFGchEGUcOQ6hQdgErXM8p0HmldMq7Xli2+m6TfJmAJpuW+rcFZCGFmuDS4ctioMiO9cVVavWoGyojVH43BKAxCFq/Cj3P4IBygJKPtNRm/1pkgtA63lrvZt0wVI5H2GGIIyjW2qbRORtpso1BOwA9ENiVRL91bcQDT/Hbtc2Bs891l+3sQY2/tXtWIS5coyLaClG9FmQkrcfTlVsxKOuN/UYxtWnCu/Pgt3fKoBB5z/phsggzhTXm0w2NG5KT7dPx9+9YRMel0J5Ihwt4Wb/c6QpqqHdIDBP2wbvPfLk6YwBhddskCHM7NT3X/MU0UE6mWRvqwh/Lkkg32qrIezmg82/b+u0/BD4rdmKeXOXUcMsc7BHY1onnpj+8C18nzOxWKicv7JTTwWL0yqynSnuaGMX/T070w+VMVFWlpH00yMy2lJaVQHr5IUXVXPNYjN3s0cINKHYQHr2koMyBSApIq/bklu6A== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(2616005)(5660300002)(66946007)(7416002)(66556008)(1076003)(86362001)(83380400001)(4326008)(8936002)(508600001)(186003)(26005)(6486002)(6506007)(52116002)(8676002)(6666004)(38100700002)(38350700002)(30864003)(316002)(2906002)(66476007)(6512007);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?NIoefKTK2Kqlcfo+gcxze0YTsWSxIvizHzZSMhSI2Sjnhhm4RN26BSpNm5e2?= =?us-ascii?Q?nCva/CIgeCLdho1j621nJUU7bzXPWO4BuoI8mASzGV5s3852EOAthvDH6cDP?= =?us-ascii?Q?sngfGe6wqwVYk+EMNALc+9+qa0exo+F0TRKLOfVTfaxcYQTeSh2P9zhrxlTf?= =?us-ascii?Q?n/pxyzEStfbX5t9DbvmIntM7/2ErdyEXjrXsFWy0ylpOrA9ripSpK5sbu+iX?= =?us-ascii?Q?lrQne4G02ntjR33T9dgnTviMSI2ZNFEmK02YCretmX1XjkJ+9dy6bPf9CKZA?= =?us-ascii?Q?RVTm44xF7xCTJZT5XoTHqu+aouLw3lmJsdeIqKvAHGsKLt5SIOeoXTNAKF4p?= =?us-ascii?Q?udtKM1/oq36i6FCkRLe0m/UjFloW7vzsJf2VRgxm/ky6BhIJY4Ab+vMJBsGb?= =?us-ascii?Q?w1V1qbuO9NQ3DgBFdB2tPBaKfwKuB5/b1JaJtWWgNnsQxU+bTB2Knf85YPgY?= =?us-ascii?Q?uagMQ8R7w1oIBcMUyACLJJzF7IoMJD+qZh1EdnLOh70x+KnUEO2NidGRQFvd?= =?us-ascii?Q?HruemizcpjVTNv0lNBFJVBDoJNuelbvgokYI5kmLh/UgBnvwoy4Tffdhu25i?= =?us-ascii?Q?WC5bNThTnvMTE1SoBA5MA14zmRrBaaFYp9rjJ3PsflCARSQy8eVSbolLKoYS?= =?us-ascii?Q?ALeD8lfS6ghdxRleOtvJ51NYxwa4tJjg0R3m7ho4J6JOesAxVHBM15noGh8K?= =?us-ascii?Q?acIxYx/qCautdDkT904YMfPbKYSOls7xL2OjA8knZZZMI+qWOeDEvrc5U8CW?= =?us-ascii?Q?qt0qfptDU9LnIWA7hn/nwj3EKfpGRip9wngcT4WlbP5pSFa7uwwSn0W6z9o6?= =?us-ascii?Q?92ElckBAeSJRPIGF080NPo4XYoUTRV76/OsmY7Wu5j15IldQ7B8ecJavNoam?= =?us-ascii?Q?vqC0o+4c6PltEnn3YISmN39ZcF/0fNztWosJrZDoakzeiWmpGD6D8ah1CqaE?= =?us-ascii?Q?Qttd5HVeuoc6TNBlw4abrnfmBaQg+4vCd17ILAPXuoir4Lm1Mx0tsRjX9ggV?= =?us-ascii?Q?CcaAtBsGIB0Y23ewSM14JqYqNuQXCIbHG++5Tr7sk1xiHnTyU4w2WK3mVimc?= =?us-ascii?Q?A8cWfivz2YztTk0VpHp2t9+tzVOOzXYXu6xkluO0cSpETeqFvZnHmnGbRfI4?= =?us-ascii?Q?g6M6O+gvQmaBrO+/PjGQ8LzBK5wUSY67mMWq2a3klufpFKrvfkgHWCZzO2l5?= =?us-ascii?Q?ZQyyitcd/10APStRNZIa/E8ojHF0o6+WP3LtznXxw+ULrT2WcR/A4PdENhx4?= =?us-ascii?Q?laQrCvBPt2r9dw1xqCAXAq1P/OhyX8mMkMqyzN8Q/ma9pqZ6VKGNSKEU5BMu?= =?us-ascii?Q?XZzj4yJh2NCapTSYOkNy3e/zjth0HYXxGLQF6qqFMUti55ixHrmldH8gJ6NV?= =?us-ascii?Q?/r9vgVnBRhhvq/mRahixvd2LEDdRF+N0+Kz9+qyQjBeFyU9Q+1BF5Qo+8ixv?= =?us-ascii?Q?vAN9HQxtiKO2JvlT0HGvcAzWkgTDH0wk425lhbYOrhdTTxGNcIBYoZeQJ0pl?= =?us-ascii?Q?Lr1YqiV+zF94pdDvgMu3KNL0jfSXFdtxJCZeE+1/foi/B3J5NAIu6Zno9/tK?= =?us-ascii?Q?R5svIM1xSd6AwhRgV1ZA3plfSlvEcd8VzJO3Lc/BlTgAf+O9DSTlYGfDxkmh?= =?us-ascii?Q?7HR5knksaZFI4UmQ5CVcwE4=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: de5263d4-ee01-43f2-c646-08d9fa5f17c2 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Feb 2022 02:07:37.8832 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: wvctHl5XQ6tfy50WFfpyg1UR8Ab/ggNas1bUINdGSn6wX9BEcT8YvfMxpb6BWYfd48XCSVFiOr8wkOBm8sOcRw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8734 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add i.MX93 clk driver. i.MX93 clk hardware design is different compared with i.MX8M. It supports 4 sources for each clk root and the sources are separated into a few groups, low speed/fast io/audio and etc. Reviewed-by: Abel Vesa Signed-off-by: Peng Fan --- drivers/clk/imx/Kconfig | 6 + drivers/clk/imx/Makefile | 2 + drivers/clk/imx/clk-imx93.c | 338 ++++++++++++++++++++++++++++++++++++ 3 files changed, 346 insertions(+) create mode 100644 drivers/clk/imx/clk-imx93.c diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index 45641b8bdc50..cc464a42d646 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -106,6 +106,12 @@ config CLK_IMX8ULP help Build the driver for i.MX8ULP CCM Clock Driver =20 +config CLK_IMX93 + tristate "IMX93 CCM Clock Driver" + depends on ARCH_MXC || COMPILE_TEST + help + Build the driver for i.MX93 CCM Clock Driver + config CLK_IMXRT1050 tristate "IMXRT1050 CCM Clock Driver" depends on SOC_IMXRT diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 60c8a4bb7574..88b9b9285d22 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -28,6 +28,8 @@ obj-$(CONFIG_CLK_IMX8MN) +=3D clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) +=3D clk-imx8mp.o obj-$(CONFIG_CLK_IMX8MQ) +=3D clk-imx8mq.o =20 +obj-$(CONFIG_CLK_IMX93) +=3D clk-imx93.o + obj-$(CONFIG_MXC_CLK_SCU) +=3D clk-imx-scu.o clk-imx-lpcg-scu.o clk-imx-scu-$(CONFIG_CLK_IMX8QXP) +=3D clk-scu.o clk-imx8qxp.o \ clk-imx8qxp-rsrc.o clk-imx8qm-rsrc.o \ diff --git a/drivers/clk/imx/clk-imx93.c b/drivers/clk/imx/clk-imx93.c new file mode 100644 index 000000000000..56d0d34cbdec --- /dev/null +++ b/drivers/clk/imx/clk-imx93.c @@ -0,0 +1,338 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +enum clk_sel { + LOW_SPEED_IO_SEL, + NON_IO_SEL, + FAST_SEL, + AUDIO_SEL, + VIDEO_SEL, + TPM_SEL, + CKO1_SEL, + CKO2_SEL, + MISC_SEL, + MAX_SEL +}; + +static const char *parent_names[MAX_SEL][4] =3D { + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "video_pll"}, + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "sys_pll_pfd2_div2"= }, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "sys_pll_pfd2"}, + {"osc_24m", "audio_pll", "video_pll", "clk_ext1"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd0"}, + {"osc_24m", "sys_pll_pfd0", "audio_pll", "clk_ext1"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "audio_pll"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "video_pll"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd2"}, +}; + +static const struct imx93_clk_root { + u32 clk; + char *name; + u32 off; + enum clk_sel sel; + unsigned long flags; +} root_array[] =3D { + /* a55/m33/bus critical clk for system run */ + { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CL= K_IS_CRITICAL }, + { IMX93_CLK_A55, "a55_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL }, + { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL = }, + { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK= _IS_CRITICAL }, + { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_C= RITICAL }, + { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO1, "flexio1_root", 0x0500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO2, "flexio2_root", 0x0580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT1, "lpit1_root", 0x0600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT2, "lpit2_root", 0x0680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR1, "lptmr1_root", 0x0700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR2, "lptmr2_root", 0x0780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TPM1, "tpm1_root", 0x0800, TPM_SEL, }, + { IMX93_CLK_TPM2, "tpm2_root", 0x0880, TPM_SEL, }, + { IMX93_CLK_TPM3, "tpm3_root", 0x0900, TPM_SEL, }, + { IMX93_CLK_TPM4, "tpm4_root", 0x0980, TPM_SEL, }, + { IMX93_CLK_TPM5, "tpm5_root", 0x0a00, TPM_SEL, }, + { IMX93_CLK_TPM6, "tpm6_root", 0x0a80, TPM_SEL, }, + { IMX93_CLK_FLEXSPI1, "flexspi1_root", 0x0b00, FAST_SEL, }, + { IMX93_CLK_CAN1, "can1_root", 0x0b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_CAN2, "can2_root", 0x0c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART1, "lpuart1_root", 0x0c80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART2, "lpuart2_root", 0x0d00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART3, "lpuart3_root", 0x0d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART4, "lpuart4_root", 0x0e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART5, "lpuart5_root", 0x0e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART6, "lpuart6_root", 0x0f00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART7, "lpuart7_root", 0x0f80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART8, "lpuart8_root", 0x1000, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C1, "lpi2c1_root", 0x1080, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C2, "lpi2c2_root", 0x1100, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C3, "lpi2c3_root", 0x1180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C4, "lpi2c4_root", 0x1200, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C5, "lpi2c5_root", 0x1280, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C6, "lpi2c6_root", 0x1300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C7, "lpi2c7_root", 0x1380, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C8, "lpi2c8_root", 0x1400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI1, "lpspi1_root", 0x1480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI2, "lpspi2_root", 0x1500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI3, "lpspi3_root", 0x1580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI4, "lpspi4_root", 0x1600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI5, "lpspi5_root", 0x1680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI6, "lpspi6_root", 0x1700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI7, "lpspi7_root", 0x1780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI8, "lpspi8_root", 0x1800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C1, "i3c1_root", 0x1880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2, "i3c2_root", 0x1900, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USDHC1, "usdhc1_root", 0x1980, FAST_SEL, }, + { IMX93_CLK_USDHC2, "usdhc2_root", 0x1a00, FAST_SEL, }, + { IMX93_CLK_USDHC3, "usdhc3_root", 0x1a80, FAST_SEL, }, + { IMX93_CLK_SAI1, "sai1_root", 0x1b00, AUDIO_SEL, }, + { IMX93_CLK_SAI2, "sai2_root", 0x1b80, AUDIO_SEL, }, + { IMX93_CLK_SAI3, "sai3_root", 0x1c00, AUDIO_SEL, }, + { IMX93_CLK_CCM_CKO1, "ccm_cko1_root", 0x1c80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO2, "ccm_cko2_root", 0x1d00, CKO2_SEL, }, + { IMX93_CLK_CCM_CKO3, "ccm_cko3_root", 0x1d80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO4, "ccm_cko4_root", 0x1e00, CKO2_SEL, }, + { IMX93_CLK_HSIO, "hsio_root", 0x1e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_HSIO_USB_TEST_60M, "hsio_usb_test_60m_root", 0x1f00, LOW_SPEE= D_IO_SEL, }, + { IMX93_CLK_HSIO_ACSCAN_80M, "hsio_acscan_80m_root", 0x1f80, LOW_SPEED_IO= _SEL, }, + { IMX93_CLK_HSIO_ACSCAN_480M, "hsio_acscan_480m_root", 0x2000, MISC_SEL, = }, + { IMX93_CLK_ML_APB, "ml_apb_root", 0x2180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ML, "ml_root", 0x2200, FAST_SEL, }, + { IMX93_CLK_MEDIA_AXI, "media_axi_root", 0x2280, FAST_SEL, }, + { IMX93_CLK_MEDIA_APB, "media_apb_root", 0x2300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MEDIA_LDB, "media_ldb_root", 0x2380, VIDEO_SEL, }, + { IMX93_CLK_MEDIA_DISP_PIX, "media_disp_pix_root", 0x2400, VIDEO_SEL, }, + { IMX93_CLK_CAM_PIX, "cam_pix_root", 0x2480, VIDEO_SEL, }, + { IMX93_CLK_MIPI_TEST_BYTE, "mipi_test_byte_root", 0x2500, VIDEO_SEL, }, + { IMX93_CLK_MIPI_PHY_CFG, "mipi_phy_cfg_root", 0x2580, VIDEO_SEL, }, + { IMX93_CLK_ADC, "adc_root", 0x2700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PDM, "pdm_root", 0x2780, AUDIO_SEL, }, + { IMX93_CLK_TSTMR1, "tstmr1_root", 0x2800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TSTMR2, "tstmr2_root", 0x2880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MQS1, "mqs1_root", 0x2900, AUDIO_SEL, }, + { IMX93_CLK_MQS2, "mqs2_root", 0x2980, AUDIO_SEL, }, + { IMX93_CLK_AUDIO_XCVR, "audio_xcvr_root", 0x2a00, NON_IO_SEL, }, + { IMX93_CLK_SPDIF, "spdif_root", 0x2a80, AUDIO_SEL, }, + { IMX93_CLK_ENET, "enet_root", 0x2b00, NON_IO_SEL, }, + { IMX93_CLK_ENET_TIMER1, "enet_timer1_root", 0x2b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_TIMER2, "enet_timer2_root", 0x2c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_REF, "enet_ref_root", 0x2c80, NON_IO_SEL, }, + { IMX93_CLK_ENET_REF_PHY, "enet_ref_phy_root", 0x2d00, LOW_SPEED_IO_SEL, = }, + { IMX93_CLK_I3C1_SLOW, "i3c1_slow_root", 0x2d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2_SLOW, "i3c2_slow_root", 0x2e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USB_PHY_BURUNIN, "usb_phy_root", 0x2e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PAL_CAME_SCAN, "pal_came_scan_root", 0x2f00, MISC_SEL, } +}; + +static const struct imx93_clk_ccgr { + u32 clk; + char *name; + char *parent_name; + u32 off; + unsigned long flags; +} ccgr_array[] =3D { + { IMX93_CLK_A55_GATE, "a55", "a55_root", 0x8000, }, + /* M33 critical clk for system run */ + { IMX93_CLK_CM33_GATE, "cm33", "m33_root", 0x8040, CLK_IS_CRITICAL }, + { IMX93_CLK_ADC1_GATE, "adc1", "osc_24m", 0x82c0, }, + { IMX93_CLK_WDOG1_GATE, "wdog1", "osc_24m", 0x8300, }, + { IMX93_CLK_WDOG2_GATE, "wdog2", "osc_24m", 0x8340, }, + { IMX93_CLK_WDOG3_GATE, "wdog3", "osc_24m", 0x8380, }, + { IMX93_CLK_WDOG4_GATE, "wdog4", "osc_24m", 0x83c0, }, + { IMX93_CLK_WDOG5_GATE, "wdog5", "osc_24m", 0x8400, }, + { IMX93_CLK_SEMA1_GATE, "sema1", "bus_aon_root", 0x8440, }, + { IMX93_CLK_SEMA2_GATE, "sema2", "bus_wakeup_root", 0x8480, }, + { IMX93_CLK_MU_A_GATE, "mu_a", "bus_aon_root", 0x84c0, }, + { IMX93_CLK_MU_B_GATE, "mu_b", "bus_aon_root", 0x8500, }, + { IMX93_CLK_EDMA1_GATE, "edma1", "wakeup_axi_root", 0x8540, }, + { IMX93_CLK_EDMA2_GATE, "edma2", "wakeup_axi_root", 0x8580, }, + { IMX93_CLK_FLEXSPI1_GATE, "flexspi", "flexspi_root", 0x8640, }, + { IMX93_CLK_GPIO1_GATE, "gpio1", "m33_root", 0x8880, }, + { IMX93_CLK_GPIO2_GATE, "gpio2", "bus_wakeup_root", 0x88c0, }, + { IMX93_CLK_GPIO3_GATE, "gpio3", "bus_wakeup_root", 0x8900, }, + { IMX93_CLK_GPIO4_GATE, "gpio4", "bus_wakeup_root", 0x8940, }, + { IMX93_CLK_FLEXIO1_GATE, "flexio1", "flexio1_root", 0x8980, }, + { IMX93_CLK_FLEXIO2_GATE, "flexio2", "flexio2_root", 0x89c0, }, + { IMX93_CLK_LPIT1_GATE, "lpit1", "lpit1_root", 0x8a00, }, + { IMX93_CLK_LPIT2_GATE, "lpit2", "lpit2_root", 0x8a40, }, + { IMX93_CLK_LPTMR1_GATE, "lptmr1", "lptmr1_root", 0x8a80, }, + { IMX93_CLK_LPTMR2_GATE, "lptmr2", "lptmr2_root", 0x8ac0, }, + { IMX93_CLK_TPM1_GATE, "tpm1", "tpm1_root", 0x8b00, }, + { IMX93_CLK_TPM2_GATE, "tpm2", "tpm2_root", 0x8b40, }, + { IMX93_CLK_TPM3_GATE, "tpm3", "tpm3_root", 0x8b80, }, + { IMX93_CLK_TPM4_GATE, "tpm4", "tpm4_root", 0x8bc0, }, + { IMX93_CLK_TPM5_GATE, "tpm5", "tpm5_root", 0x8c00, }, + { IMX93_CLK_TPM6_GATE, "tpm6", "tpm6_root", 0x8c40, }, + { IMX93_CLK_CAN1_GATE, "can1", "can1_root", 0x8c80, }, + { IMX93_CLK_CAN2_GATE, "can2", "can2_root", 0x8cc0, }, + { IMX93_CLK_LPUART1_GATE, "lpuart1", "lpuart1_root", 0x8d00, }, + { IMX93_CLK_LPUART2_GATE, "lpuart2", "lpuart2_root", 0x8d40, }, + { IMX93_CLK_LPUART3_GATE, "lpuart3", "lpuart3_root", 0x8d80, }, + { IMX93_CLK_LPUART4_GATE, "lpuart4", "lpuart4_root", 0x8dc0, }, + { IMX93_CLK_LPUART5_GATE, "lpuart5", "lpuart5_root", 0x8e00, }, + { IMX93_CLK_LPUART6_GATE, "lpuart6", "lpuart6_root", 0x8e40, }, + { IMX93_CLK_LPUART7_GATE, "lpuart7", "lpuart7_root", 0x8e80, }, + { IMX93_CLK_LPUART8_GATE, "lpuart8", "lpuart8_root", 0x8ec0, }, + { IMX93_CLK_LPI2C1_GATE, "lpi2c1", "lpi2c1_root", 0x8f00, }, + { IMX93_CLK_LPI2C2_GATE, "lpi2c2", "lpi2c2_root", 0x8f40, }, + { IMX93_CLK_LPI2C3_GATE, "lpi2c3", "lpi2c3_root", 0x8f80, }, + { IMX93_CLK_LPI2C4_GATE, "lpi2c4", "lpi2c4_root", 0x8fc0, }, + { IMX93_CLK_LPI2C5_GATE, "lpi2c5", "lpi2c5_root", 0x9000, }, + { IMX93_CLK_LPI2C6_GATE, "lpi2c6", "lpi2c6_root", 0x9040, }, + { IMX93_CLK_LPI2C7_GATE, "lpi2c7", "lpi2c7_root", 0x9080, }, + { IMX93_CLK_LPI2C8_GATE, "lpi2c8", "lpi2c8_root", 0x90c0, }, + { IMX93_CLK_LPSPI1_GATE, "lpspi1", "lpspi1_root", 0x9100, }, + { IMX93_CLK_LPSPI2_GATE, "lpspi2", "lpspi2_root", 0x9140, }, + { IMX93_CLK_LPSPI3_GATE, "lpspi3", "lpspi3_root", 0x9180, }, + { IMX93_CLK_LPSPI4_GATE, "lpspi4", "lpspi4_root", 0x91c0, }, + { IMX93_CLK_LPSPI5_GATE, "lpspi5", "lpspi5_root", 0x9200, }, + { IMX93_CLK_LPSPI6_GATE, "lpspi6", "lpspi6_root", 0x9240, }, + { IMX93_CLK_LPSPI7_GATE, "lpspi7", "lpspi7_root", 0x9280, }, + { IMX93_CLK_LPSPI8_GATE, "lpspi8", "lpspi8_root", 0x92c0, }, + { IMX93_CLK_I3C1_GATE, "i3c1", "i3c1_root", 0x9300, }, + { IMX93_CLK_I3C2_GATE, "i3c2", "i3c2_root", 0x9340, }, + { IMX93_CLK_USDHC1_GATE, "usdhc1", "usdhc1_root", 0x9380, }, + { IMX93_CLK_USDHC2_GATE, "usdhc2", "usdhc2_root", 0x93c0, }, + { IMX93_CLK_USDHC3_GATE, "usdhc3", "usdhc3_root", 0x9400, }, + { IMX93_CLK_SAI1_GATE, "sai1", "sai1_root", 0x9440, }, + { IMX93_CLK_SAI2_GATE, "sai2", "sai2_root", 0x9480, }, + { IMX93_CLK_SAI3_GATE, "sai3", "sai3_root", 0x94c0, }, + { IMX93_CLK_MIPI_CSI_GATE, "mipi_csi", "media_apb_root", 0x9580, }, + { IMX93_CLK_MIPI_DSI_GATE, "mipi_dsi", "media_apb_root", 0x95c0, }, + { IMX93_CLK_LVDS_GATE, "lvds", "media_ldb_root", 0x9600, }, + { IMX93_CLK_LCDIF_GATE, "lcdif", "media_apb_root", 0x9640, }, + { IMX93_CLK_PXP_GATE, "pxp", "media_apb_root", 0x9680, }, + { IMX93_CLK_ISI_GATE, "isi", "media_apb_root", 0x96c0, }, + { IMX93_CLK_NIC_MEDIA_GATE, "nic_media", "media_apb_root", 0x9700, }, + { IMX93_CLK_USB_CONTROLLER_GATE, "usb_controller", "hsio_root", 0x9a00, = }, + { IMX93_CLK_USB_TEST_60M_GATE, "usb_test_60m", "hsio_usb_test_60m_root", = 0x9a40, }, + { IMX93_CLK_HSIO_TROUT_24M_GATE, "hsio_trout_24m", "osc_24m", 0x9a80, }, + { IMX93_CLK_PDM_GATE, "pdm", "pdm_root", 0x9ac0, }, + { IMX93_CLK_MQS1_GATE, "mqs1", "sai1_root", 0x9b00, }, + { IMX93_CLK_MQS2_GATE, "mqs2", "sai3_root", 0x9b40, }, + { IMX93_CLK_AUD_XCVR_GATE, "aud_xcvr", "audio_xcvr_root", 0x9b80, }, + { IMX93_CLK_SPDIF_GATE, "spdif", "spdif_root", 0x9c00, }, + { IMX93_CLK_HSIO_32K_GATE, "hsio_32k", "osc_32k", 0x9dc0, }, + { IMX93_CLK_ENET1_GATE, "enet1", "enet_root", 0x9e00, }, + { IMX93_CLK_ENET_QOS_GATE, "enet_qos", "wakeup_axi_root", 0x9e40, }, + { IMX93_CLK_SYS_CNT_GATE, "sys_cnt", "osc_24m", 0x9e80, }, + { IMX93_CLK_TSTMR1_GATE, "tstmr1", "bus_aon_root", 0x9ec0, }, + { IMX93_CLK_TSTMR2_GATE, "tstmr2", "bus_wakeup_root", 0x9f00, }, + { IMX93_CLK_TMC_GATE, "tmc", "osc_24m", 0x9f40, }, + { IMX93_CLK_PMRO_GATE, "pmro", "osc_24m", 0x9f80, } +}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **clks; + +static int imx93_clocks_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + const struct imx93_clk_root *root; + const struct imx93_clk_ccgr *ccgr; + void __iomem *base =3D NULL; + int i, ret; + + clk_hw_data =3D kzalloc(struct_size(clk_hw_data, hws, + IMX93_CLK_END), GFP_KERNEL); + if (!clk_hw_data) + return -ENOMEM; + + clk_hw_data->num =3D IMX93_CLK_END; + clks =3D clk_hw_data->hws; + + clks[IMX93_CLK_DUMMY] =3D imx_clk_hw_fixed("dummy", 0); + clks[IMX93_CLK_24M] =3D imx_obtain_fixed_clk_hw(np, "osc_24m"); + clks[IMX93_CLK_32K] =3D imx_obtain_fixed_clk_hw(np, "osc_32k"); + clks[IMX93_CLK_EXT1] =3D imx_obtain_fixed_clk_hw(np, "clk_ext1"); + + clks[IMX93_CLK_SYS_PLL_PFD0] =3D imx_clk_hw_fixed("sys_pll_pfd0", 1000000= 000); + clks[IMX93_CLK_SYS_PLL_PFD0_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d0_div2", + "sys_pll_pfd0", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD1] =3D imx_clk_hw_fixed("sys_pll_pfd1", 8000000= 00); + clks[IMX93_CLK_SYS_PLL_PFD1_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d1_div2", + "sys_pll_pfd1", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD2] =3D imx_clk_hw_fixed("sys_pll_pfd2", 6250000= 00); + clks[IMX93_CLK_SYS_PLL_PFD2_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d2_div2", + "sys_pll_pfd2", 1, 2); + + np =3D of_find_compatible_node(NULL, NULL, "fsl,imx93-anatop"); + base =3D of_iomap(np, 0); + of_node_put(np); + if (WARN_ON(!base)) + return -ENOMEM; + + clks[IMX93_CLK_AUDIO_PLL] =3D imx_clk_fracn_gppll("audio_pll", "osc_24m",= base + 0x1200, + &imx_fracn_gppll); + clks[IMX93_CLK_VIDEO_PLL] =3D imx_clk_fracn_gppll("video_pll", "osc_24m",= base + 0x1400, + &imx_fracn_gppll); + + np =3D dev->of_node; + base =3D devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + + for (i =3D 0; i < ARRAY_SIZE(root_array); i++) { + root =3D &root_array[i]; + clks[root->clk] =3D imx93_clk_composite_flags(root->name, + parent_names[root->sel], + 4, base + root->off, + root->flags); + } + + for (i =3D 0; i < ARRAY_SIZE(ccgr_array); i++) { + ccgr =3D &ccgr_array[i]; + clks[ccgr->clk] =3D imx_clk_hw_gate4_flags(ccgr->name, + ccgr->parent_name, + base + ccgr->off, 0, + ccgr->flags); + } + + imx_check_clk_hws(clks, IMX93_CLK_END); + + ret =3D of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + dev_err(dev, "failed to register clks for i.MX93\n"); + goto unregister_hws; + } + + return 0; + +unregister_hws: + imx_unregister_hw_clocks(clks, IMX93_CLK_END); + + return ret; +} + +static const struct of_device_id imx93_clk_of_match[] =3D { + { .compatible =3D "fsl,imx93-ccm" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx93_clk_of_match); + +static struct platform_driver imx93_clk_driver =3D { + .probe =3D imx93_clocks_probe, + .driver =3D { + .name =3D "imx93-ccm", + .suppress_bind_attrs =3D true, + .of_match_table =3D of_match_ptr(imx93_clk_of_match), + }, +}; +module_platform_driver(imx93_clk_driver); --=20 2.25.1