From nobody Fri Jun 26 13:59:53 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C1945C433FE for ; Wed, 23 Feb 2022 06:42:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238456AbiBWGms (ORCPT ); Wed, 23 Feb 2022 01:42:48 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60152 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238431AbiBWGmo (ORCPT ); Wed, 23 Feb 2022 01:42:44 -0500 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70070.outbound.protection.outlook.com [40.107.7.70]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A15996D870; Tue, 22 Feb 2022 22:42:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=W0VUUydJq1PjT0Wn/1Rmu1Ebfxa1RSFzjRj0NJ6xVwTuqM8wamrQqOnY5o+YoS2HTIHsJpb6w1TGpFs82wE9/nKSM5akXoCuMkB26lIEBuAZboR42rOKnKv8oIf+plhHrsCYa3UfbJMixICmLxEwc4lsMJwxRL2BvqCa2MP+zKx1ay/j/PW4ekXdhmQlCQqMl61tVpriM1AhIClZOYLI4WRKMZ8Tsxxunieer/PuSbGHVrhMu9h6GSrhQgz+S3M0wwOaLiR4gX1W6xLkBXxUabLvODHoVkF60yVq/ZaTTdpmVGV8pPe3Y++TYXfvfTOJ5RtvuVlHc1mxUJFkwEwJJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JFJZhKTGSa5lsjtLLCCFdEq69GcftU+K0cdBdAhDE/Y=; b=QNJWQhae113HCLkIlcvpoT8IUEuHvsupwrTmpzGjcRrAIhwOek59I4nCyKZRb8tW75fa+aRITzY1UaNJjJx5A1uLv0GDwLSyVgoYlPiX/rI3VKrZjMx9Qu0ypwq37rYWjsNduwnZBwl/vmoCVI9Af2OjzwDXod0ZXuu5rhVr8XOXw8+6P3Y7XBN/Fe1FNf9bEvovOSMzeOFWaUbkuWU3nGb+cNBfDp6veUl//LFfG0O49yWN1+6p9i7kvtaGOIVVRpDeYfEdn39BnlJe6Jv0ONKvPXlRsOGKF0yW88TMuoJSUiIWI1lhZ/jgDJIEz/CmjVTeZl5rEWuObQIDM1bEkQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JFJZhKTGSa5lsjtLLCCFdEq69GcftU+K0cdBdAhDE/Y=; b=Oue2q6nJOgGMEBzwCb4ilwRc0DYGYmZoNu2WB30gizAa2OCIP5RTyaEIFWK7uq+ke+Is08gagrzUK+dEIq+N+bL0kegOgW14NRmWS3caRQeAr5/SAFgH/rvFub1wQ3wZ+r4ysEKjp+K5OuNt/UF88G6xv81ipPDYEEl/6gXAO9Q= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM6PR04MB5542.eurprd04.prod.outlook.com (2603:10a6:20b:2c::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.26; Wed, 23 Feb 2022 06:42:14 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 06:42:14 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V3 1/5] dt-bindings: clock: Add imx93 clock support Date: Wed, 23 Feb 2022 14:43:54 +0800 Message-Id: <20220223064358.4097307-2-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223064358.4097307-1-peng.fan@oss.nxp.com> References: <20220223064358.4097307-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0110.apcprd06.prod.outlook.com (2603:1096:1:1d::12) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 04a0caab-6778-4474-1956-08d9f697a078 X-MS-TrafficTypeDiagnostic: AM6PR04MB5542:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: +88g4BDebxRN9RNUeUqLYy9wWmhHXQxRv4jvN3dRFHYQ7Gpx0OVRLY/f1xio+OExqZ9jNgr5U4JZQKAeGSPDBhRj2CV5YAqh0qvk3RLTlpPsDcZL+afgQ9b9Vyv/zx8jjvxfw4w3A9P9CglX+abVq7z9tLjGFp0ibunTyE5Tp+H0rwDGnu4lqTq1SrUBS3cMmbCXMNz1bhw49vPynSMmauf6S0l9jmu2H0UR2uWZS5fmuHIueH/PY+f6O353adlmlYEVn+CqTevsBUIELy8zSBzLh6HtLeL9gvVOKywHvBkf+e7EEgpKwHlgTyv1OWGKMbB670z/wKMWudEzFxUTbysZNb0MzCmEU5UDzHUPTws+RVMUEgFH9j2PvqMNxAeNjVugtF2hqkMcIrAD0xuVIluTy7xca/xrQnO4ZpuUlVZWfF75UEPrCfJHBMvSSASCOP7yapp9LgJW0TYOaFQWzwrhx62B96V1VNGrF3G8Z6ux+eJIP5oktheNNjw3JheEcy8SRGX/zY58u/7TO3XMmlI6vuz2KaRCUVVyXOA8Ke6s1U2vAaAE3KDK6SMfLGQeJWiapHs0/5Ze6bily8s8t+Swdbil2NfDLPGZ08lIfsyxQD1PWGZuHX7jI13YfrdW4MsGBFBN47cHw0G8eq+M4dqXEEmZoj7+U4Lp2Ky3boFAS8asJym2g9VZT8sZrKTqBTSxpwkNH1zaSx7yVchEhQ/D43PyP1Tf72OHgly/RYkZ1Z6E80edgBILCHG5sUzlqWrjNicLXjzPU5+FfQM8rkhrU1CfvceHSJ2QHBCBXbE= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(38100700002)(52116002)(4326008)(6666004)(66476007)(66556008)(1076003)(6506007)(66946007)(38350700002)(8676002)(186003)(2616005)(26005)(6512007)(508600001)(316002)(83380400001)(86362001)(966005)(8936002)(7416002)(6486002)(5660300002)(2906002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?xuxMmndAzYI/o2bpRG/5s/+Xt7ULsa9zYqVH5SVEJI2Bs/M07M7Qc4ZDVjay?= =?us-ascii?Q?qaLkzOfEEqeiwxIok+Mwo5KUcazJbLVAhgpLOBCq+yZBqmgPHyiyUIEgcAUO?= =?us-ascii?Q?7qMdqmN/TRVO7o7xcwgc6fA9uRJ13HznqouO7u4EiY5BsjhJ36psp0MQcxSH?= =?us-ascii?Q?XXzKeIdOlzC63qiQJR6O2OLWMzQcLooXl9KVwQr1ERLVGSD0/wR8BE6oYqRC?= =?us-ascii?Q?ALFozsDZ59pLggJh+dVQfgz5bAgZnTQ8jA1p17+f+gspRUqQMTU3PbxTsOVD?= =?us-ascii?Q?NUmyPR4BOkO9l1AuKIm8jj+TphO8q771Rk6mqwfW+JSrANw8X0GcUQsnJpUn?= =?us-ascii?Q?7Wreu4t2NHgSuWPdLNIdW235cRcgnVHBvBslzekvDDzpjwG6wPygBcoin2VV?= =?us-ascii?Q?dpg/7QhSmIZfdiVpqwsEDtFYD2fwCXn/gB5t9kmZvEHRFaShmZ8ltsQG8SkT?= =?us-ascii?Q?argETDZXY+Sor1ohhNhoM2cQG1zDaUvv7MmOJU2IHAD6WFrcJKI9eHyRURPO?= =?us-ascii?Q?FmErj98Jfk6yibrmiifsoJrM1uBQpu5snqHGOnL7TPPzXiV8h4Q3kLqQsmnr?= =?us-ascii?Q?eKLWBJY1vmuLAOmaR/1+BHXetiOlFuiFw98M48zzxuee89kSOXSFCOow2UKA?= =?us-ascii?Q?N/JvhAaCS1WGGBWtmnR9MoWztAdMHviqGw6zWS5s7mkRw2sf/LDfIBBIsBf3?= =?us-ascii?Q?xPOAsiW+zkg1mXmp9zg9d7O1vei6ws3eNI40slQ0qWhchWGDoyt8b5gJqYpZ?= =?us-ascii?Q?HZlZxmHUNDC3bNJGGA3Gc2poe7a8DPxWC+/9GnF+DVQ8ORtGNVuul6uQrsW2?= =?us-ascii?Q?5JuYlJ8l0w3ag7wA9SlTih2hCgbMekfREq3YT1/X2HwfhrWGjIcPw9/MCMPA?= =?us-ascii?Q?Jy/zeJllJX2xmIyKQu3P/63cbRwip+Kikskf6rnvMBhdFf5rmBrmfrUMfKmi?= =?us-ascii?Q?oC+Yuo8Gva6OBK9pBEKVgMCIuvFkxkL8bfAMv7ZS4xL28n9EF/Cxp72zDe7w?= =?us-ascii?Q?Eg6loASogjLbU5VLSvt/91Wdu7NndBzmyStzep7IUWX09lg+DHOiybtDHZxG?= =?us-ascii?Q?DwHYS6IN5Zs5jIhgL5bhRt/52de4kT2HIAHG9eDmPiKXoeswDZdOw6gM1uxO?= =?us-ascii?Q?oWtv6iKtLNq5hONTJ47Hc7QmseCC+LyOW1LMJgWr9/LmXl7poeaBk56DsEGV?= =?us-ascii?Q?rJvnRB3sma68FOvdkM36dn5G2tluiTVi3zJl8gMLRnv33Fswm9Hz5d7i79Li?= =?us-ascii?Q?XmCWBmwryaBloF4qlzt2J7VTe5ozS2ZKC2Xqs3vQCYB7wbnRX/xxw2aDAa9q?= =?us-ascii?Q?nLGLiFNNKV5ONt29u30w9Si1xfeQJ3jV7phPPDB1Fj28nV9UJeJWX/rqaiK7?= =?us-ascii?Q?mt3+K3FZkAZmTA9+pZ9wcKKr1IdPk7FQHnbmNI/mOAPBcHcPD7IuC4LFNnzu?= =?us-ascii?Q?5I7Eq5Gwn/2MS/wQ5Jr8fUgdqYZJMISwYlmjg0RkZnoaFBGJ21u0wmdLp/nj?= =?us-ascii?Q?hl4QO80NvS1wXhOtuzwBzF97rGA4Qb4k52TpPIONSrdO0bcsHITpVoX6/ZSV?= =?us-ascii?Q?fEvahAsre44CK2QESkA6edzEIuDziKeEoACBw08vcej1MZl9l/ylqv3SBbLr?= =?us-ascii?Q?Y6Hd1VQiqJz461S9ibabby8=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 04a0caab-6778-4474-1956-08d9f697a078 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 06:42:14.4398 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 3Do4PoZkpCyJAci5hQ8bDgs8wLVlfJ0WcTOis5iK32E4XHGyZcEEbQ/4vP7tp5/qE9k/6BhRM1smBVPvB1t/iw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB5542 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add the clock dt-binding file for i.MX93. Signed-off-by: Peng Fan Reviewed-by: Abel Vesa --- .../bindings/clock/imx93-clock.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx93-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx93-clock.yaml b/Doc= umentation/devicetree/bindings/clock/imx93-clock.yaml new file mode 100644 index 000000000000..a4c3ae23b8c3 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx93-clock.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx93-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX93 Clock Control Module Binding + +maintainers: + - Peng Fan + +description: | + i.MX93 clock control module is an integrated clock controller, which + includes clock generator, clock gate and supplies to all modules. + +properties: + compatible: + enum: + - fsl,imx93-ccm + + reg: + maxItems: 1 + + clocks: + description: + specify the external clocks used by the CCM module. + items: + - description: 32k osc + - description: 24m osc + - description: ext1 clock input + + clock-names: + description: + specify the external clocks names used by the CCM module. + items: + - const: osc_32k + - const: osc_24m + - const: clk_ext1 + + '#clock-cells': + const: 1 + description: + The clock consumer should specify the desired clock by having the cl= ock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx93= -clock.h + for the full list of i.MX93 clock IDs. + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + # Clock Control Module node: + - | + clock-controller@44450000 { + compatible =3D "fsl,imx93-ccm"; + reg =3D <0x44450000 0x10000>; + #clock-cells =3D <1>; + }; + +... --=20 2.25.1 From nobody Fri Jun 26 13:59:53 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 88997C433F5 for ; Wed, 23 Feb 2022 06:42:38 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233368AbiBWGnD (ORCPT ); Wed, 23 Feb 2022 01:43:03 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238452AbiBWGmy (ORCPT ); Wed, 23 Feb 2022 01:42:54 -0500 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2072.outbound.protection.outlook.com [40.107.22.72]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9392C6D95A; Tue, 22 Feb 2022 22:42:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AFaEBsdy3FPCRoyU5SU28OgQVBu/ybth7+1sf80OL7+L4u20Wk31IIA6b8CzYEukZcCP/XGwpEFxQ7rGL0eQxXDPxUEEf3FTI/UPdHTJW5Li75F9RjYOwQbB9T6tDmnxYYQfiBLHZ6yoV4QBlckNg+jDimUpFDZYQLXcd88fYenAh63+FKGfLFaCsFsQHIpi/PNgcRk77WNle2Nu6w0T92W7pb/7UeNxFc0Jz4+r2QYJKDbTNv29IKluCfH+B3AS9oTLLjhpBFc/DJD0l/fTOEOcYwrjrco5R9Fz+hepvobzpN3m4zw9MmvMamfjt0GG9TxEqO5dCDhJEdzGszpOPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dueg2xyemPcexX25l0BSpT6IB9dUdweTBMFcsPJBTY4=; b=Akd5FXAQ3SDVLGcqpYKmcU5jFCP2IuqcQ2kx2MehdSc6k7/hfYamPymDo+F2hSnbOiuzubAUS7b9KGz8h6OEF1BFQzB1f3rDOsgIMrO/nHTOvOacEFBGmpScKP8FdS0eWT00qTqWiGOcy9WRWeMCo9p6AgxO8qi+1RmqkjiDKov6AleNGEcSNbglF4fa4n8f+7+rRSf2U96Z5sC8WnXILPvW79lXY6/Dzo2s1vYEy669UMTqoRU08At65ZAgrUFBZrZHO12v/OD3O2eQMwU3W0V8agBDfo/VA5wEgjwKRsOXXSN5mjgMiS2sVyl+G9AbE/2u8LwS/tC8LTTTXpPxDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dueg2xyemPcexX25l0BSpT6IB9dUdweTBMFcsPJBTY4=; b=Pc34D18xPlfDlKC6y4/eoGFWCA+EdR45UED90XEA/HIgbyWC1CB93QF2eY9Y1uXEgCmJICGcuSjbydpI11j9by+0Inbp6Uhz6X60r5IWYwdegfvagMU52rUgmYK01Qu6tru1o3DCQY6NBi9auHGpCkBBLh19Ub7UUV/XyeGMEVU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM6PR04MB5542.eurprd04.prod.outlook.com (2603:10a6:20b:2c::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.26; Wed, 23 Feb 2022 06:42:18 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 06:42:18 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V3 2/5] dt-bindings: clock: add i.MX93 clock definition Date: Wed, 23 Feb 2022 14:43:55 +0800 Message-Id: <20220223064358.4097307-3-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223064358.4097307-1-peng.fan@oss.nxp.com> References: <20220223064358.4097307-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0110.apcprd06.prod.outlook.com (2603:1096:1:1d::12) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 6ed021d6-492a-47f2-a69f-08d9f697a2df X-MS-TrafficTypeDiagnostic: AM6PR04MB5542:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: R9rE2GUtC0+gDnydblz4ooHlMxwtt8ynqpTOIRcy+ZL/aTIQ+WTBy9TZCv5slJZcnnWMH7U5JK1Oir5kEKHX5O1vTkacUzVSuYsmS9JigqA6+E/R5I0CAHZg0oixcJkpUx4NFKRA0fkkIQAH4e57u/r0BDiizaHPYV1blSwn03fED2XHJE96NTaF8+HyTQ+F++M2V+aZtaNwt4fM8cRzF5s9eCYS63u2YeB3ARFW0jHGgcQcvysDqac43CYPMVeRkJ8aMFcgJRRD0PM8bPcqLpU6fAgxk3K1ULrkLEtoxHSpHcNn5ZSTn1HtslIre9N1rVOi4A2d2p3ecHSEXoahGArUDWVtS5DpppWvgkysVuuS5/T9FYIUmsVZ4t/x+l28D/meBi0TA0tNWE58jB6cjboUuPCx5oN11ZHQWLqLpUyZylu9LnYRG0brt6y9RtWhFrVE8HhkaBz4WEQfknMViR3pdJovURgziBmiNfdFXn7p/WPuwH9yHXDHwI0RHXCJbDBd8/xBXIooe4stpsfin+VXWt8IFSIr7TDsfLmoH1Ga+jyc7XD/7rLUsTWB4VoiZZdevGvITfZTbWsLdneTQw7TipVoXE9MAO1PQUOdFfZ+zrnPmBYpT+lfOW76L48vKjVTvDjwb55H9Dprt5J4kYb0kWPrrp0/47BzzJ5d5DCV1DuXOPZcKkNCVWtIey7eSihV9uuyku9lwzYSdI0UxQ== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(38100700002)(52116002)(4326008)(6666004)(66476007)(66556008)(1076003)(6506007)(66946007)(38350700002)(8676002)(186003)(2616005)(26005)(6512007)(508600001)(316002)(83380400001)(86362001)(8936002)(7416002)(6486002)(5660300002)(2906002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?94+4U1LgMloBmv+ViIaumjUnUX3SX9snof54LrjrI/D+TjvAXsEVgpIaeYEJ?= =?us-ascii?Q?M4q/2MKvcj/HW0VkkM8VhBTZh1C/MCU9TtMhsS/jDQmg0kILMyrjGI4or3JC?= =?us-ascii?Q?u8gqYZoOzFeWt8gX3k0Dpl0wHrEirFHIDikgfMkwNPuDJPVLgH49Fx6n1HiZ?= =?us-ascii?Q?ETnhs5lSKmcgQhxSnUvbOjb622BSmDN6i4Ne6LVxO9jM8rTQhFjxMcaYArL3?= =?us-ascii?Q?sInf463ZdiM3l6vUer5j+QjoYmvG+hZNq1a3El3Us45SRySkCgtDJV/2mPOZ?= =?us-ascii?Q?YeUJtCfm5qjNT+EZINtpzWCT0qRx4fvmgaKt5EaZKm9JfFISXTVNiHB88MBI?= =?us-ascii?Q?ZImWid/brsnpAGptfB0TsTcsLo6lrrRbgXZw3qGiLvxi+yGhpqAkwykUoGjb?= =?us-ascii?Q?2CEq3AzUvma9YFdMBhqvRcTJGcBtQj0jTuyht3cnwl64yCASEtlHlgDctbt4?= =?us-ascii?Q?tBrAph5X2eWWeKPbw1wiDvlC8up9I1xtm8Wdck3f6Fh/k1dknroa59ObzIt8?= =?us-ascii?Q?ewZ0kYoD4Qd8hMp7GR2kVMf7HluOwWvIlJmBwbEIhAQvmlCSNdzhTAdgLRik?= =?us-ascii?Q?jNWBAUTYfvoQOw2vP+IFaAe0V6WjR/laWWk8pKrFQhRA955dk06YPx61rOPs?= =?us-ascii?Q?VFesZlStyaeScbLh7AA6M8LsTz8kn8y//nNAesfbz3pS/QMXJvWoGTp9etD5?= =?us-ascii?Q?lkXx2iW6a3s3T7hS2RkZBo6gk5cQlhS183fUOyjSCwU6iGMVNS353wQeC7OL?= =?us-ascii?Q?PJy6aJan7Ug1gqDfJMj4J0oH63WVhKP8dUXgM9tDK8DNj7bhQmSIq+sJ3YLp?= =?us-ascii?Q?B8iqC3lrLJJ4fMg6RFHH7HtGgCIB0+lq8wyg2rhlBgcOpj3N6VENhpbHfv2I?= =?us-ascii?Q?FOLGMAiN6v8kHRAOeZIZYNXxVQEZInssqRhI7FD/WCVvLTP/SdYI7thiKjbp?= =?us-ascii?Q?Hqw8aIm8/a37Y5D1KDxcCNE0d4V7jc3by0VaLNRdO0VN4JFjstO+ZLKfDHbg?= =?us-ascii?Q?sBTCfTaDfpKpE2u/QrCZTTrWOuUR3fsHlFQJrL5EmgOpF//FD7SAok12ELO8?= =?us-ascii?Q?rw7ZahjuSE8jpZzBbG3MWOYJ8QdPGdDaebQ9SZwTOgGgu5jSHenSGNG/Iowi?= =?us-ascii?Q?kijLJ0O6mkseYnRxRhnVCXwjd1DovBWwg/ywYvNAOVfdXz8d++NlVglXj7bO?= =?us-ascii?Q?dMzkVIl5GRQZW/Dj65FWhtwC5488h2jSm0PzjjBnQlAhABR30r//Fj0Cszv5?= =?us-ascii?Q?58lU3zNBJBdt/FalC0LAuszLVxYK6Cg+gYqN/x8M2YYTiFn5a8CZml5IIpkP?= =?us-ascii?Q?9nvdx/yXCEnSa8foRRhJn/EJfIMhCDPXL7xKhMom64IT6EeLPPTCDP3Tx+VC?= =?us-ascii?Q?3gOBhrFUQeqbodPMDXso/9TJ/khrafT/M6Tu+4ZyKRaFTgNaq0YoeqKRqAjG?= =?us-ascii?Q?1CbJ0jo5kdZN2SuJ7fOzq9N58kcTemcox0VHaj4lH7bysTgu1ddt8N6LXgvn?= =?us-ascii?Q?r3jcquY84X0gQSa9D/f2MW7XOxbr2sbwRBeg9unijA8NXR71AtVo2HKrAHwY?= =?us-ascii?Q?8vHmSJLNv8JvbLC6fUaQvoUPLsnNltvE5BEXXJtxuFSoc0/K5m4iWoOBNEi6?= =?us-ascii?Q?z19AkmLWR5tn0qCjPw2hWGc=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6ed021d6-492a-47f2-a69f-08d9f697a2df X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 06:42:18.4571 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: g+n2ouE0XWNEelnOkxwE4NK43p9w4wEZwUfWmuSNM+Dq6Typ8y8wBz5pUNsau8xv0cxf0BEX6xkirXS4sxJHlQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB5542 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add i.MX93 clock definition Signed-off-by: Peng Fan Acked-by: Krzysztof Kozlowski Reviewed-by: Abel Vesa --- include/dt-bindings/clock/imx93-clock.h | 200 ++++++++++++++++++++++++ 1 file changed, 200 insertions(+) create mode 100644 include/dt-bindings/clock/imx93-clock.h diff --git a/include/dt-bindings/clock/imx93-clock.h b/include/dt-bindings/= clock/imx93-clock.h new file mode 100644 index 000000000000..416e6fd7856d --- /dev/null +++ b/include/dt-bindings/clock/imx93-clock.h @@ -0,0 +1,200 @@ +/* SPDX-License-Identifier: GPL-2.0+ OR MIT */ +/* + * Copyright 2021 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX93_CLK_H +#define __DT_BINDINGS_CLOCK_IMX93_CLK_H + +#define IMX93_CLK_DUMMY 0 +#define IMX93_CLK_24M 1 +#define IMX93_CLK_EXT1 2 +#define IMX93_CLK_SYS_PLL_PFD0 3 +#define IMX93_CLK_SYS_PLL_PFD0_DIV2 4 +#define IMX93_CLK_SYS_PLL_PFD1 5 +#define IMX93_CLK_SYS_PLL_PFD1_DIV2 6 +#define IMX93_CLK_SYS_PLL_PFD2 7 +#define IMX93_CLK_SYS_PLL_PFD2_DIV2 8 +#define IMX93_CLK_AUDIO_PLL 9 +#define IMX93_CLK_VIDEO_PLL 10 +#define IMX93_CLK_A55_PERIPH 11 +#define IMX93_CLK_A55_MTR_BUS 12 +#define IMX93_CLK_A55 13 +#define IMX93_CLK_M33 14 +#define IMX93_CLK_BUS_WAKEUP 15 +#define IMX93_CLK_BUS_AON 16 +#define IMX93_CLK_WAKEUP_AXI 17 +#define IMX93_CLK_SWO_TRACE 18 +#define IMX93_CLK_M33_SYSTICK 19 +#define IMX93_CLK_FLEXIO1 20 +#define IMX93_CLK_FLEXIO2 21 +#define IMX93_CLK_LPIT1 22 +#define IMX93_CLK_LPIT2 23 +#define IMX93_CLK_LPTMR1 24 +#define IMX93_CLK_LPTMR2 25 +#define IMX93_CLK_TPM1 26 +#define IMX93_CLK_TPM2 27 +#define IMX93_CLK_TPM3 28 +#define IMX93_CLK_TPM4 29 +#define IMX93_CLK_TPM5 30 +#define IMX93_CLK_TPM6 31 +#define IMX93_CLK_FLEXSPI1 32 +#define IMX93_CLK_CAN1 33 +#define IMX93_CLK_CAN2 34 +#define IMX93_CLK_LPUART1 35 +#define IMX93_CLK_LPUART2 36 +#define IMX93_CLK_LPUART3 37 +#define IMX93_CLK_LPUART4 38 +#define IMX93_CLK_LPUART5 39 +#define IMX93_CLK_LPUART6 40 +#define IMX93_CLK_LPUART7 41 +#define IMX93_CLK_LPUART8 42 +#define IMX93_CLK_LPI2C1 43 +#define IMX93_CLK_LPI2C2 44 +#define IMX93_CLK_LPI2C3 45 +#define IMX93_CLK_LPI2C4 46 +#define IMX93_CLK_LPI2C5 47 +#define IMX93_CLK_LPI2C6 48 +#define IMX93_CLK_LPI2C7 49 +#define IMX93_CLK_LPI2C8 50 +#define IMX93_CLK_LPSPI1 51 +#define IMX93_CLK_LPSPI2 52 +#define IMX93_CLK_LPSPI3 53 +#define IMX93_CLK_LPSPI4 54 +#define IMX93_CLK_LPSPI5 55 +#define IMX93_CLK_LPSPI6 56 +#define IMX93_CLK_LPSPI7 57 +#define IMX93_CLK_LPSPI8 58 +#define IMX93_CLK_I3C1 59 +#define IMX93_CLK_I3C2 60 +#define IMX93_CLK_USDHC1 61 +#define IMX93_CLK_USDHC2 62 +#define IMX93_CLK_USDHC3 63 +#define IMX93_CLK_SAI1 64 +#define IMX93_CLK_SAI2 65 +#define IMX93_CLK_SAI3 66 +#define IMX93_CLK_CCM_CKO1 67 +#define IMX93_CLK_CCM_CKO2 68 +#define IMX93_CLK_CCM_CKO3 69 +#define IMX93_CLK_CCM_CKO4 70 +#define IMX93_CLK_HSIO 71 +#define IMX93_CLK_HSIO_USB_TEST_60M 72 +#define IMX93_CLK_HSIO_ACSCAN_80M 73 +#define IMX93_CLK_HSIO_ACSCAN_480M 74 +#define IMX93_CLK_ML_APB 75 +#define IMX93_CLK_ML 76 +#define IMX93_CLK_MEDIA_AXI 77 +#define IMX93_CLK_MEDIA_APB 78 +#define IMX93_CLK_MEDIA_LDB 79 +#define IMX93_CLK_MEDIA_DISP_PIX 80 +#define IMX93_CLK_CAM_PIX 81 +#define IMX93_CLK_MIPI_TEST_BYTE 82 +#define IMX93_CLK_MIPI_PHY_CFG 83 +#define IMX93_CLK_ADC 84 +#define IMX93_CLK_PDM 85 +#define IMX93_CLK_TSTMR1 86 +#define IMX93_CLK_TSTMR2 87 +#define IMX93_CLK_MQS1 88 +#define IMX93_CLK_MQS2 89 +#define IMX93_CLK_AUDIO_XCVR 90 +#define IMX93_CLK_SPDIF 91 +#define IMX93_CLK_ENET 92 +#define IMX93_CLK_ENET_TIMER1 93 +#define IMX93_CLK_ENET_TIMER2 94 +#define IMX93_CLK_ENET_REF 95 +#define IMX93_CLK_ENET_REF_PHY 96 +#define IMX93_CLK_I3C1_SLOW 97 +#define IMX93_CLK_I3C2_SLOW 98 +#define IMX93_CLK_USB_PHY_BURUNIN 99 +#define IMX93_CLK_PAL_CAME_SCAN 100 +#define IMX93_CLK_A55_GATE 101 +#define IMX93_CLK_CM33_GATE 102 +#define IMX93_CLK_ADC1_GATE 103 +#define IMX93_CLK_WDOG1_GATE 104 +#define IMX93_CLK_WDOG2_GATE 105 +#define IMX93_CLK_WDOG3_GATE 106 +#define IMX93_CLK_WDOG4_GATE 107 +#define IMX93_CLK_WDOG5_GATE 108 +#define IMX93_CLK_SEMA1_GATE 109 +#define IMX93_CLK_SEMA2_GATE 110 +#define IMX93_CLK_MU_A_GATE 111 +#define IMX93_CLK_MU_B_GATE 112 +#define IMX93_CLK_EDMA1_GATE 113 +#define IMX93_CLK_EDMA2_GATE 114 +#define IMX93_CLK_FLEXSPI1_GATE 115 +#define IMX93_CLK_GPIO1_GATE 116 +#define IMX93_CLK_GPIO2_GATE 117 +#define IMX93_CLK_GPIO3_GATE 118 +#define IMX93_CLK_GPIO4_GATE 119 +#define IMX93_CLK_FLEXIO1_GATE 120 +#define IMX93_CLK_FLEXIO2_GATE 121 +#define IMX93_CLK_LPIT1_GATE 122 +#define IMX93_CLK_LPIT2_GATE 123 +#define IMX93_CLK_LPTMR1_GATE 124 +#define IMX93_CLK_LPTMR2_GATE 125 +#define IMX93_CLK_TPM1_GATE 126 +#define IMX93_CLK_TPM2_GATE 127 +#define IMX93_CLK_TPM3_GATE 128 +#define IMX93_CLK_TPM4_GATE 129 +#define IMX93_CLK_TPM5_GATE 130 +#define IMX93_CLK_TPM6_GATE 131 +#define IMX93_CLK_CAN1_GATE 132 +#define IMX93_CLK_CAN2_GATE 133 +#define IMX93_CLK_LPUART1_GATE 134 +#define IMX93_CLK_LPUART2_GATE 135 +#define IMX93_CLK_LPUART3_GATE 136 +#define IMX93_CLK_LPUART4_GATE 137 +#define IMX93_CLK_LPUART5_GATE 138 +#define IMX93_CLK_LPUART6_GATE 139 +#define IMX93_CLK_LPUART7_GATE 140 +#define IMX93_CLK_LPUART8_GATE 141 +#define IMX93_CLK_LPI2C1_GATE 142 +#define IMX93_CLK_LPI2C2_GATE 143 +#define IMX93_CLK_LPI2C3_GATE 144 +#define IMX93_CLK_LPI2C4_GATE 145 +#define IMX93_CLK_LPI2C5_GATE 146 +#define IMX93_CLK_LPI2C6_GATE 147 +#define IMX93_CLK_LPI2C7_GATE 148 +#define IMX93_CLK_LPI2C8_GATE 149 +#define IMX93_CLK_LPSPI1_GATE 150 +#define IMX93_CLK_LPSPI2_GATE 151 +#define IMX93_CLK_LPSPI3_GATE 152 +#define IMX93_CLK_LPSPI4_GATE 153 +#define IMX93_CLK_LPSPI5_GATE 154 +#define IMX93_CLK_LPSPI6_GATE 155 +#define IMX93_CLK_LPSPI7_GATE 156 +#define IMX93_CLK_LPSPI8_GATE 157 +#define IMX93_CLK_I3C1_GATE 158 +#define IMX93_CLK_I3C2_GATE 159 +#define IMX93_CLK_USDHC1_GATE 160 +#define IMX93_CLK_USDHC2_GATE 161 +#define IMX93_CLK_USDHC3_GATE 162 +#define IMX93_CLK_SAI1_GATE 163 +#define IMX93_CLK_SAI2_GATE 164 +#define IMX93_CLK_SAI3_GATE 165 +#define IMX93_CLK_MIPI_CSI_GATE 166 +#define IMX93_CLK_MIPI_DSI_GATE 167 +#define IMX93_CLK_LVDS_GATE 168 +#define IMX93_CLK_LCDIF_GATE 169 +#define IMX93_CLK_PXP_GATE 170 +#define IMX93_CLK_ISI_GATE 171 +#define IMX93_CLK_NIC_MEDIA_GATE 172 +#define IMX93_CLK_USB_CONTROLLER_GATE 173 +#define IMX93_CLK_USB_TEST_60M_GATE 174 +#define IMX93_CLK_HSIO_TROUT_24M_GATE 175 +#define IMX93_CLK_PDM_GATE 176 +#define IMX93_CLK_MQS1_GATE 177 +#define IMX93_CLK_MQS2_GATE 178 +#define IMX93_CLK_AUD_XCVR_GATE 179 +#define IMX93_CLK_SPDIF_GATE 180 +#define IMX93_CLK_HSIO_32K_GATE 181 +#define IMX93_CLK_ENET1_GATE 182 +#define IMX93_CLK_ENET_QOS_GATE 183 +#define IMX93_CLK_SYS_CNT_GATE 184 +#define IMX93_CLK_TSTMR1_GATE 185 +#define IMX93_CLK_TSTMR2_GATE 186 +#define IMX93_CLK_TMC_GATE 187 +#define IMX93_CLK_PMRO_GATE 188 +#define IMX93_CLK_32K 189 +#define IMX93_CLK_END 190 +#endif --=20 2.25.1 From nobody Fri Jun 26 13:59:53 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E4970C433EF for ; Wed, 23 Feb 2022 06:42:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238483AbiBWGnG (ORCPT ); Wed, 23 Feb 2022 01:43:06 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60470 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238444AbiBWGnA (ORCPT ); Wed, 23 Feb 2022 01:43:00 -0500 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2072.outbound.protection.outlook.com [40.107.22.72]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1446C6D879; Tue, 22 Feb 2022 22:42:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ic5GAeKaPGAdQH8ZDato3tmH+uqCTwR9XivWMdByo7uK2Hux4l8OE0sKZ6//PJCNjDGGlUDpJqvaAfMyH8DGpKZqb6cQrewXb65lPLjZM0HFEBNOOCcPBv1OnJXTlIf4qHpM7YUg3s+EU3YLrChKKZtCFd/Ra+K7srSqobb6ZThEV/qqMIXT3XhpVon2Rg4squ9GmbrszuopckPcxhTmGhApwcB9f3ykxxVYXM4b0Q+wxSmRiXjToOj8sGlc6WYA31TTga1AKv+2WDYJj0aiOmkGb/K3N8WE42xH/OR3Y3kfjEU50TkWgdN0CmGu5fHl2KK7n5jWM7+T0WHvePOhcg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wBo6xUQstTajzmmzasfrW8BSwcQhXzhAHn0emp2VY/I=; b=NJRPN4xg90rQfu17TpUL5UAubd0TmN+LJRjo0bxrFuT0eijblH+HMb2apuHUZ6uADyt2EFkpIxegcENGmQI1STJaNXNCg4YJ94VTbQD6KwzXjWDVXN7dQsEeXYQko4qcqYaxdjrPu7V++aJlBdD+ypLIegiWbfNlDdDEqlWw1ej8d7oIr9US/AFqcy018w8iIkNO65p9KeATvyXNg6oG1JWEKawLGfhDHPvJT83klNUHtc5Qyo1OoEjSA3cjkwIznUdElc3+DUWCQhw9WCmvD/VmF8NcOWRfepIgc0AhWpwGxihtA0rv2OA7zIMeP45nVsUjwFD1trt6/QgELHCSog== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wBo6xUQstTajzmmzasfrW8BSwcQhXzhAHn0emp2VY/I=; b=EoRCo37VntLLzB0s2EftAETcJbShDnwvi//n7JGBS1ivZW2zpnsN1uwBmoqUOiZ+gjFlG960ENQIz9eKUQ2YXPxM+Lh/urixjtY7vV9ReTl1rgGyMo9RpNY5kpHdWZhe2JYJYYh60S10uvR6e/5ofLpZaHUd5aKYR+oXWRS/TtM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM6PR04MB5542.eurprd04.prod.outlook.com (2603:10a6:20b:2c::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.26; Wed, 23 Feb 2022 06:42:22 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 06:42:22 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V3 3/5] clk: imx: add i.MX93 composite clk Date: Wed, 23 Feb 2022 14:43:56 +0800 Message-Id: <20220223064358.4097307-4-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223064358.4097307-1-peng.fan@oss.nxp.com> References: <20220223064358.4097307-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0110.apcprd06.prod.outlook.com (2603:1096:1:1d::12) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: d6825710-869b-4f28-86ce-08d9f697a544 X-MS-TrafficTypeDiagnostic: AM6PR04MB5542:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Du/3xNSL+mrnFvHu2ckcc6YzqrxmoHi99Wxp+IHpC4WO/RSehire9CUrv7K/wCNIbeZNiOqCroxIBZkJrcNIdh+B2ue3XBAw/mY5/1GNe/Et4HCKZKsFnzNPN7QiKQ/8D+AY5Ue4YJRxbIDuOai/eXcRxruyZpaFS8IB07TT3GKXyhaOiOaD5Svv8cx7y+zor7tFQIQgpebiUlgbiboMp96Itce06OL1cxo+Af46Ca4Op/+FT4mAxoeEjTUY1aNex12XtRQLOnJGeqUHfdYQa3/HxmlbyoyU1tS2rWSo7JEHZp2OwsjAIfqNWlRWjylkqWEMt3QZjns+NpdpI9KvqmlJrMqun/oRPGuoaVHbCNTQBBZcLuPr2ZfGWaTdOnKj+C3kS91ffMJJw7XIPOx0+YJwf0XRIaVG5Fbj8qdfcdE4gK8IDzwfOfxO6Gk2xlHesAXeJfhfxrWb7/2cb8EpltpmPGlezRRl+yq2lbBiTLK2kNi6CCFFexJgvTJkP1YH4I4xg6iWsjvQXeVTzM9dUjQKssu1stfwbxr8gBydi4smSjWUDMCp4BZ+QcNM6pXPo47bwZ8qMkK2l1AUv5zeJm7c27VGECCLttZF6CyYwMAXJxNBzaWl7eiMzqnhZwgy/3ornJ/8iDwJquCIeZxWk8fAD27kN5a2jucrMn64r5yWSESW011LG4hRdEh6Vc5bDkudwkeCWsfknRBhnnswFw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(38100700002)(52116002)(4326008)(6666004)(66476007)(66556008)(1076003)(6506007)(66946007)(38350700002)(8676002)(186003)(2616005)(26005)(6512007)(508600001)(316002)(83380400001)(86362001)(8936002)(7416002)(6486002)(5660300002)(2906002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?0H+a35zYia3cdbmaBZE1zpY+FmKid3cjdK9XvC8ycf1vcSdk2/CiCiOGMiag?= =?us-ascii?Q?YrHdDmSr3L1JrQH4HTYCpPKoNLJZBN4POM7QB2DJCSQbA+69BdWKyOWdtgqn?= =?us-ascii?Q?w8i4rFpjEIDK8DSE/leinq8mh6TSrOJXnRi4nH1+vFlozJhXWbqUIz/v1bAs?= =?us-ascii?Q?Lnog4S7nJFKDEf3s1OanazkCHmNsDKdgGl0YjZLyZ0cCK/g5B6B8lz6MykAW?= =?us-ascii?Q?mg1yzom+EH+H91CoJZMV6EUuHL8MfiNgKGxGBZLiWnk1e1WCqtjmTEVRCzkH?= =?us-ascii?Q?254r39ufEd0cPJZbThWFAC7IhhSdxVmcVpv98l32v0f/acG5n9IkE+lUu1wd?= =?us-ascii?Q?5cRt3B2gvNPuVF2y9XgFi7oYUkJv3VUkZp4J5s+yYZVttvawQP5mob49uwLr?= =?us-ascii?Q?qmiFOzkqs5gjaeRWgWwL7XOR0nem6svixI+Tm1Prh50rMlJGI+iykvzr0Piq?= =?us-ascii?Q?lpRG+W4ay1NRAhjA3acgEcOL00dHOYEtUqmS0N/bDz3to3NORdX3a8DZnxQQ?= =?us-ascii?Q?rvGu6cN0v9+IZuALKYXaBMAfk1PKAjhMavxB1Rnvxnaf3H5CGHZGDpKbObF8?= =?us-ascii?Q?TJr/42iImaFYSey68C3nxXd0tvGcj7+sL1mcBicBbNSAOwRAdCtnL8OUuDIs?= =?us-ascii?Q?FMXsJ8Sv+MjVFGI9Uye5lnTv60MHpKuv+fSkZkGnRgn1giMu+1IUpc0vdiyA?= =?us-ascii?Q?hLyTFTFvvEWxiyRCD3SAF8iLw5fWpk8Rzd2oHzlPfsjkcyXG6lULfNdOt78U?= =?us-ascii?Q?EQeEnWQvXaZqN1+0KsRw/YbAUnKDfe2dstsQgLWLmefn9eAtkYV4Z1ZUh4wL?= =?us-ascii?Q?XNYQ6Vx/HahB6Cn4O9ifYg75r0ZoCW+yjCSqyYWS0E4wS4qJ48qi7JsDuvrv?= =?us-ascii?Q?0qaIwaiN61/troeKmS4weB/DUCjfpG2uSKC2vEyyWmaJ1XFiJzlWRBaM5uIk?= =?us-ascii?Q?B6BtDf6is5604WTfQkFe3hrVX3qd8rA0o2v5rcEqnV2UxT9TAHFLOk0HwP62?= =?us-ascii?Q?0xUxJ0N+j/aPe1zVbKaI9ElhCfOoAwc5k1hOjMsAR0eB+9A6rbAdJQMcr/5w?= =?us-ascii?Q?8i/f+1NVV7HHxOO/8uCrvNADhuc5TCCY2aadZtwrHcthcHqK38TmnCjYfi/G?= =?us-ascii?Q?AAcX0QQg2JRpJPjZdzUKBtEIknziq0gxGbqtJ1lqpwoVyTsoiG2QJDzWBs42?= =?us-ascii?Q?v+tpA7F9v4xZAUPFgvPZI/7nVImiizmhAYveHNKyLwtfdH3jc8y0fKHueI1m?= =?us-ascii?Q?nTg6RleFwjcEKXB/a36A2tE3VimEKAzLPij30DMku5cNRZ7Gm/Eb2oa1J2eO?= =?us-ascii?Q?BRiEfdP/jVwOuHqLv7qPBh7Hfmha8mQhLOs4Kdj0JBq1P0m38XUJaumlZPC8?= =?us-ascii?Q?gFNSToF2rFAIQe7j4LK0/+sIbmfnadtWt5AYVuDbPVe7IWENsVC44kswMxwE?= =?us-ascii?Q?28/p2oXzK7pAwjD2voDc9cO6LAEU95kwd6fZpEnTReWvkEd1Sl4/cU3KyCdM?= =?us-ascii?Q?HRTmzS+hdQiCYdY6dIMjZHiDw5qsJE7v1p+BUxUZ7T1vXmy+bRJRb0q5sdmn?= =?us-ascii?Q?Q1khGc4uLUFoERBNtIBqfmTyeIbWO/fC7aK49FTieQWNkLcCu/NfhYUkCrhC?= =?us-ascii?Q?s5yGktIz6LnFMX2qEXN+0WA=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: d6825710-869b-4f28-86ce-08d9f697a544 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 06:42:22.4737 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: /WMDlKWmLRGCmbVa0YOMDNCS9rgQDQbDx2r6QWOD34xSFTM5o5/XiB5rHY4tKQdhHmGOc1OMRInH/sAwwvxrjQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB5542 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan i.MX93 CCM ROOT clock has a mux, gate and divider in one register, here is to combine all these into one composite clk and simplify clk tree. i.MX93 CCM is a new IP compared with i.MX8M, so introduce a new file. Signed-off-by: Peng Fan Reviewed-by: Abel Vesa --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-composite-93.c | 93 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 9 +++ 3 files changed, 103 insertions(+) create mode 100644 drivers/clk/imx/clk-composite-93.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index aa8f5204d7e1..36c04922d789 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -4,6 +4,7 @@ mxc-clk-objs +=3D clk.o mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o +mxc-clk-objs +=3D clk-composite-93.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-composite-93.c b/drivers/clk/imx/clk-compo= site-93.c new file mode 100644 index 000000000000..b44619aa5ca5 --- /dev/null +++ b/drivers/clk/imx/clk-composite-93.c @@ -0,0 +1,93 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2021 NXP + * + * Peng Fan + */ + +#include +#include +#include +#include +#include + +#include "clk.h" + +#define CCM_DIV_SHIFT 0 +#define CCM_DIV_WIDTH 8 +#define CCM_MUX_SHIFT 8 +#define CCM_MUX_MASK 3 +#define CCM_OFF_SHIFT 24 + +#define AUTHEN_OFFSET 0x30 +#define TZ_NS_SHIFT 9 +#define TZ_NS_MASK BIT(9) + +struct clk_hw *imx93_clk_composite_flags(const char *name, const char * co= nst *parent_names, + int num_parents, void __iomem *reg, + unsigned long flags) +{ + struct clk_hw *hw =3D ERR_PTR(-ENOMEM), *mux_hw; + struct clk_hw *div_hw, *gate_hw; + struct clk_divider *div =3D NULL; + struct clk_gate *gate =3D NULL; + struct clk_mux *mux =3D NULL; + bool clk_ro =3D false; + + mux =3D kzalloc(sizeof(*mux), GFP_KERNEL); + if (!mux) + goto fail; + + mux_hw =3D &mux->hw; + mux->reg =3D reg; + mux->shift =3D CCM_MUX_SHIFT; + mux->mask =3D CCM_MUX_MASK; + mux->lock =3D &imx_ccm_lock; + + div =3D kzalloc(sizeof(*div), GFP_KERNEL); + if (!div) + goto fail; + + div_hw =3D &div->hw; + div->reg =3D reg; + div->shift =3D CCM_DIV_SHIFT; + div->width =3D CCM_DIV_WIDTH; + div->lock =3D &imx_ccm_lock; + div->flags =3D CLK_DIVIDER_ROUND_CLOSEST; + + if (!(readl(reg + AUTHEN_OFFSET) & TZ_NS_MASK)) + clk_ro =3D true; + + if (clk_ro) { + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ro_ops, div_hw, + &clk_divider_ro_ops, NULL, NULL, flags); + } else { + gate =3D kzalloc(sizeof(*gate), GFP_KERNEL); + if (!gate) + goto fail; + + gate_hw =3D &gate->hw; + gate->reg =3D reg; + gate->bit_idx =3D CCM_OFF_SHIFT; + gate->lock =3D &imx_ccm_lock; + gate->flags =3D CLK_GATE_SET_TO_DISABLE; + + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ops, div_hw, + &clk_divider_ops, gate_hw, + &clk_gate_ops, flags | CLK_SET_RATE_NO_REPARENT); + } + + if (IS_ERR(hw)) + goto fail; + + return hw; + +fail: + kfree(gate); + kfree(div); + kfree(mux); + return ERR_CAST(hw); +} +EXPORT_SYMBOL_GPL(imx93_clk_composite_flags); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 7d220a01de1f..63eb7c53b123 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -419,6 +419,15 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *na= me, IMX_COMPOSITE_FW_MANAGED, \ IMX_COMPOSITE_CLK_FLAGS_CRITICAL_GET_RATE_NO_CACHE) =20 +struct clk_hw *imx93_clk_composite_flags(const char *name, + const char * const *parent_names, + int num_parents, + void __iomem *reg, + unsigned long flags); +#define imx93_clk_composite(name, parent_names, num_parents, reg) \ + imx93_clk_composite_flags(name, parent_names, num_parents, reg, \ + CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE) + struct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *paren= t_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, --=20 2.25.1 From nobody Fri Jun 26 13:59:53 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6DFCEC433EF for ; Wed, 23 Feb 2022 06:42:47 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238494AbiBWGnL (ORCPT ); Wed, 23 Feb 2022 01:43:11 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60500 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238454AbiBWGnA (ORCPT ); Wed, 23 Feb 2022 01:43:00 -0500 Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2072.outbound.protection.outlook.com [40.107.22.72]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2EB9D6D96A; Tue, 22 Feb 2022 22:42:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kvT8PDUY3Be0PRqWNi1EA/WW3nSZEueUpK+9G1kMyI/ly1nSBcwmHM+EX8Sc1o25tT3+luRnvPqgVlbJSZrhbJA22vdrMokVZaHRHIPrG2WJjpciM36jD2Jl1L6k5KLxS6Z4Xnh0hQn7NctFA+WiSoUSQqjjYHGktYZacxXwym3T4kWaPBHp3G8QTjCBmgz/FQO85AXylBCM5I0f+q2gXsA79sZL8zsx1jSeuOICYO2V3iKmDYq5/YnLkiZMyX2GQKY5TtFpkRLp5CIkqOWk/fSUDmuzZt5+7iCfrMD/7QR6KoGqFOS5JVEMj/+2YAJsJHwiKqUFqyJsUvnEM0mrBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=I6y8KZvIgHATGmIYBESOoyPwOXzllnjzAU06kYu0hNk=; b=i8c9vTThdbPpspYMYnPVZlKFdOJ7qz+a2IXHapkF32QZ+3DzsGo45bKTc42VoZbx/Sf7j1airNWRSunesCIDapbsb5t8uMjEiRS5beqzosCVcs4ULkHlPVT7EuO76EYO1XsXHcPiBdNDTiaKxrbwD3KDns5LpNDlY1br+nZXOYRIYpQzvjGjXY7bscTyRVqBQcE3D8ydeKo6fiVUojys3KwzYB9macPgHPYQ5xiUgD+QZXCPvhsIzSbGBqfZmAJgPn0WnhdXh+E2l6/7BDZwXm+JL2tKNftny/x/FMFotiqo9BE3Zz6zHdfPBODcbVpq5lxHPqkxyyw/lqr+Knrgrw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=I6y8KZvIgHATGmIYBESOoyPwOXzllnjzAU06kYu0hNk=; b=NNvY9VUaWD/Fz4AmxSaH7YxPc2QzT14vQL8yNX3PPkvbXcn9YdHK8rUiBXOMgwv7Rp8JxDSoRfD9FWzDSQPY17ldyousEJlP3GyihAkd4GW3+np0TjrgiAOF/bpKJTN37A5j2Q5xYphvt9xIn+goiaYnNKjv7av0Xd4+ZGwPf0g= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM6PR04MB5542.eurprd04.prod.outlook.com (2603:10a6:20b:2c::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.26; Wed, 23 Feb 2022 06:42:26 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 06:42:26 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V3 4/5] clk: imx: support fracn gppll Date: Wed, 23 Feb 2022 14:43:57 +0800 Message-Id: <20220223064358.4097307-5-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223064358.4097307-1-peng.fan@oss.nxp.com> References: <20220223064358.4097307-1-peng.fan@oss.nxp.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0110.apcprd06.prod.outlook.com (2603:1096:1:1d::12) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 2382218f-7654-4d32-c520-08d9f697a7a9 X-MS-TrafficTypeDiagnostic: AM6PR04MB5542:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: gRE8r/9cTqeqT9TGGWCY6rKPTqDJd43IdQikZ1KED7ljkoJwxIPYWT8pTY1R3z0VCNLH6wrQ9L1XROqncOzf4jfKZc+d1BcpYo/f86SWR6tBHzr31/aIjk7RlaVcS/tT4+liw7x3m9YHt0KE+VBxzmXCic395G3Q5i3J9c84HQLE0dT/f4YV2LpR6ORmmlCrHycporEunpWjkUyjUJulelOK+qw3OAnwPFA0jgI80xnQ9nuAB/6seECjRhLql8438RH8BVXSZfcvg1jTcw7daiZSVzaa1luLEFScgiU+0Ayp/uzajoUEYgp9cOQdMfQbhcgffBsMBjfm6JCwFmGuEfnrrN1RPoe2sL1ZexwLQzDSuCVKEdSlduIITGU6Vpi4Mvb1h55OBjWFGORaD4WvSN+OXtJFNuRHWIqqQA+SIIUUlWF6zTlv9uqd1WaAhzFaXrBh+U9ANp0Nl5bAoXxNxklGCUEX40pUMoynIi9FQpypfzNYeOjkZfUDDmpkB+JX07Dvw65YnKikcVQoFWJnnMKrJ9AmYHCQ93FkdKJVdGwkJo5LgZp/F+R0AKvniwCraDv5tBKtvD7G6G0IXXBtzFzOd38ChwQLm8If/7j/ypnJBezMukViGP6NEqFAvBc9+oqFvIJbaNATaOUYo8jHDmaRcTxr6Y1WDhuAe1QRetZpDH6svLNpVmrrK1g+4+U+wx1sAU/wXQ/zcKzyyCVu0eCdHarxypCmMuf7p0mlGS9syxR3eTSqaPlTpjfu1YfT8s/ZQDhIeRKxu/uZig/T9Q== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(508600001)(5660300002)(6486002)(2906002)(86362001)(316002)(83380400001)(8936002)(7416002)(66476007)(66556008)(6666004)(30864003)(1076003)(52116002)(38100700002)(4326008)(26005)(186003)(2616005)(6512007)(6506007)(66946007)(38350700002)(8676002)(56820400005)(54580400013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?YktYYy9RRnJXdFVaY0VZbjhtYmcvSjVNTkhROVlGajJHSTB5ZCsyM0RXak94?= =?utf-8?B?US9VbmZiQUhOMDAvcmI4ZlZud3FNQkdkbTNpMkwyZkVXZjFJSTZlQWkzVG1X?= =?utf-8?B?aUxCQ3JBM2lxMCtnd25yZFpjMDBPd0RLTDl6R1JlZTF3NFh4bTRYZkYvcUx6?= =?utf-8?B?UVRlaXFLa1Z5TXk3WEJnS3A4blJvKzNrclkwOWNrNWdIZkMvaDM0UzVlRXE0?= =?utf-8?B?RHBUL0pUU0Q2TlI3bFI4UG11blQ1RS9TZldoTUh6Mk1tWVB2TlNYVXQ5RFE1?= =?utf-8?B?aktaSjZTczc5a3pER1pld1dWZEFyTDBEcU8rWElQRnpxb3BOdUVHUGhZUFF3?= =?utf-8?B?V0pkVTZFQ3RkYlMyNVhRbUp6eGdEcmdyT1lscEp3NEdhWU0wTFVIVENEclZT?= =?utf-8?B?eFpaNXVJQkRGY1J4dDI3TldnUS91MERqb1MraUppckNvRG5pY3lPY204b2Rw?= =?utf-8?B?eERYaVNKZnppSDhXMVZ0bWlVV3VDcG81N3BieFNpaittRklHUHhPUUIxaHBt?= =?utf-8?B?WFVXNVRKb3diaUJGLzd1VjdHUXZoYjdKajh6T3FkaTNxdTFtT1Y2M2hieS9D?= =?utf-8?B?b2VmWFA0OUhWMml2enh1eCtFbVBYVHQvR1JmL2s1d2c0L3BFM01ZTTduWWc2?= =?utf-8?B?V3RUaUlnWFNyc2kxNzQ4ZEZLRnJUQXp5MUJxb25ESUFBeU55RmxoMzA3cjBn?= =?utf-8?B?ZlVuaFcxMHY5OFpOS01VcjFYcUQ1SlpQWVhYMzdSUVNHdFJGVU8wK0t3Rkk0?= =?utf-8?B?K1I1MUIrUWR1OW9LQlkxZkg0SksveWFJdGJkSDNVSkYzYlFMOS9OWTdzZlcw?= =?utf-8?B?S0UvTDlYYk4wUWVsbjBOaEJZYWZJTG5HZUdSZ0ZCaEpmZmhLNUhVd3hTZjg0?= =?utf-8?B?TnB6Wm5hUE01ZWVjVnF2UDl0VEJBd1E1V2RGQUsrY0t1K09JYkt2V0Qwdk1U?= =?utf-8?B?TXBDWVVWNEZSangrRDhwazNVWmI3NW9qd0EwL1lrNjczTXVaZlRXdG9WTkZL?= =?utf-8?B?b2hHM09mVHE2TUxuN1pXbCthN3VzWE82WTNCeTQzUlRMdHN1TW5hWGFhTUdV?= =?utf-8?B?cVJOSE9vdllNYVpYN2Exd0RXVDQ5bkhFelczSVJUY0p2eElxMEZFdlVUUUFM?= =?utf-8?B?aGxrdnFyVzluTFVnWEpJY0w0WFNiMjJ2REM3Y2toOVZmVkdhOE1ZQlFMOGU5?= =?utf-8?B?RHF3amQxdElTTHUxOGR2SnBjc1MydFZQME9KTW10KytpTW5aZW1LaXdZOTZZ?= =?utf-8?B?Ynk5bGVMSjQ0eWdaUVhQeS9sUStnc2lYOC84Z25jb0ZUemxScUtqVEY5UXFX?= =?utf-8?B?dW44Q2hZZVVFMXhMZXZPRklLMjlVeWs3S0N3ZGthUktuUitleWt2WTBUQ0ZT?= =?utf-8?B?TjN0MG9zWlY0cXlFcWdydDBhQ2JPdHJHU09JWVQvK0RLSFVidVhLU05zNy9o?= =?utf-8?B?S2ZSVm91UmhLbFhpeHVnNzhrTjUvUXFVVkdMQm1HeHVqN3dZWERVM3R3TFVW?= =?utf-8?B?T1dtT0ZNVWMyZ1pTa1dTNlpzbDFRRitmNlVHVjlPRTJmUTdpQlMvR0dyWlJO?= =?utf-8?B?d3BmdmEvYTk0QkYycG00ZWVKRmhHQ0FmNTBYRkpKME9Qb0pRT2dOYk94Zm8v?= =?utf-8?B?cU81M0Jlb0w3R0htVk5IWExDbzlZSjd2WC9WN0dGOXZtdW56YUNSQ1N6TzM3?= =?utf-8?B?SVcxTk41QzE5N21QRkpEWTBUSXRtc21UWElxSGZDS0o0ZTMvdmwrUXB0Zmlk?= =?utf-8?B?Ymw2REhOajZDZE1yNjM5aS8rMllzVVkwaEtKQnJlVUtXVXcrSHQ3MW9ac1ho?= =?utf-8?B?TUVZSEFFWVU0a001bEhHdzdsSElPOGMxM2xIWXN5aUgyRk1saTJsZS9qZ29h?= =?utf-8?B?YTN0S0dydmhYcjJCZWNzY0tyWFNFc01EMU9zSnk1VHB6ZHV1dkxjMHhIUTY0?= =?utf-8?B?eHh4dk1Dbmlsd0REQThwS05oZzNVN21GQmQ3RnZiSGJueWhHTmpsRzFIL3Iw?= =?utf-8?B?cDZJV1BBZlhTYnYwb3RBSlJBVC9GeTQ0eW1kY1NHWUlFeEFlY0lFczBmMVFM?= =?utf-8?B?ZDNOMjRnazh4eGlScGwvQmRzaUdVTzQ0RXNNd0JORmJTRkplUHgwWW9hOEc2?= =?utf-8?B?OGxYQTZ5TUcvK2VJckM1elRFbUxaZ3NNUS9nUytzL0x5UjlFSWN5YXNXOWEw?= =?utf-8?Q?GoEuprHuBGFIrRzvoeR8cVE=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2382218f-7654-4d32-c520-08d9f697a7a9 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 06:42:26.5551 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: SMShWcEhIE1VJwO/MrsH/jHE5eOtIWO953KdeCPJmwQyBbiB9XIMPbTciD+PHBjom5gjqx4y2vkXOf7ZPD6TRg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB5542 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Peng Fan This PLL module is a Fractional-N synthesizer, supporting 30-bit numerator and denominator. Numerator is a signed number. It has feature to adjust fractional portion of feedback divider dynamically. This fracn gppll is used in i.MX93. Signed-off-by: Peng Fan Reported-by: kernel test robot Reviewed-by: Abel Vesa --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-fracn-gppll.c | 328 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 21 ++ 3 files changed, 350 insertions(+) create mode 100644 drivers/clk/imx/clk-fracn-gppll.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 36c04922d789..60c8a4bb7574 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -5,6 +5,7 @@ mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o mxc-clk-objs +=3D clk-composite-93.o +mxc-clk-objs +=3D clk-fracn-gppll.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-fracn-gppll.c b/drivers/clk/imx/clk-fracn-= gppll.c new file mode 100644 index 000000000000..6c9946a4bdb7 --- /dev/null +++ b/drivers/clk/imx/clk-fracn-gppll.c @@ -0,0 +1,328 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define PLL_CTRL 0x0 +#define CLKMUX_BYPASS BIT(2) +#define CLKMUX_EN BIT(1) +#define POWERUP_MASK BIT(0) + +#define PLL_ANA_PRG 0x10 +#define PLL_SPREAD_SPECTRUM 0x30 + +#define PLL_NUMERATOR 0x40 +#define PLL_MFN_MASK GENMASK(31, 2) +#define PLL_MFN_SHIFT 2 + +#define PLL_DENOMINATOR 0x50 +#define PLL_MFD_MASK GENMASK(29, 0) + +#define PLL_DIV 0x60 +#define PLL_MFI_MASK GENMASK(24, 16) +#define PLL_MFI_SHIFT 16 +#define PLL_RDIV_MASK GENMASK(15, 13) +#define PLL_RDIV_SHIFT 13 +#define PLL_ODIV_MASK GENMASK(7, 0) + +#define PLL_DFS_CTRL(x) (0x70 + (x) * 0x10) + +#define PLL_STATUS 0xF0 +#define LOCK_STATUS BIT(0) + +#define DFS_STATUS 0xF4 + +#define LOCK_TIMEOUT_US 200 + +#define PLL_FRACN_GP(_rate, _mfi, _mfn, _mfd, _rdiv, _odiv) \ + { \ + .rate =3D (_rate), \ + .mfi =3D (_mfi), \ + .mfn =3D (_mfn), \ + .mfd =3D (_mfd), \ + .rdiv =3D (_rdiv), \ + .odiv =3D (_odiv), \ + } + +struct clk_fracn_gppll { + struct clk_hw hw; + void __iomem *base; + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; +}; + +#define to_clk_fracn_gppll(_hw) container_of(_hw, struct clk_fracn_gppll, = hw) + +/* + * Fvco =3D =F0=9D=90=B9=F0=9D=91=9F=F0=9D=91=92=F0=9D=91=93=E2=88=99(=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=BC+=F0=9D=91=80=F0=9D=90=B9=F0=9D=91=81/=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=B7) + * Fout =3D Fvco / (rdiv * odiv) + */ +static const struct imx_fracn_gppll_rate_table fracn_tbl[] =3D { + PLL_FRACN_GP(650000000U, 81, 0, 0, 0, 3), + PLL_FRACN_GP(594000000U, 198, 0, 0, 0, 8), + PLL_FRACN_GP(560000000U, 70, 0, 0, 0, 3), + PLL_FRACN_GP(400000000U, 50, 0, 0, 0, 3), + PLL_FRACN_GP(393216000U, 81, 92, 100, 0, 5) +}; + +struct imx_fracn_gppll_clk imx_fracn_gppll =3D { + .rate_table =3D fracn_tbl, + .rate_count =3D ARRAY_SIZE(fracn_tbl), +}; +EXPORT_SYMBOL_GPL(imx_fracn_gppll); + +static const struct imx_fracn_gppll_rate_table * +imx_get_pll_settings(struct clk_fracn_gppll *pll, unsigned long rate) +{ + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + for (i =3D 0; i < pll->rate_count; i++) + if (rate =3D=3D rate_table[i].rate) + return &rate_table[i]; + + return NULL; +} + +static long clk_fracn_gppll_round_rate(struct clk_hw *hw, unsigned long ra= te, + unsigned long *prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + /* Assumming rate_table is in descending order */ + for (i =3D 0; i < pll->rate_count; i++) + if (rate >=3D rate_table[i].rate) + return rate_table[i].rate; + + if (i =3D=3D pll->rate_count) + pr_err("Not able to round rate for %s: %lu\n", clk_hw_get_name(hw), rate= ); + + /* return minimum supported value */ + return rate_table[i - 1].rate; +} + +static unsigned long clk_fracn_gppll_recalc_rate(struct clk_hw *hw, unsign= ed long parent_rate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + u32 pll_numerator, pll_denominator, pll_div; + u32 mfi, mfn, mfd, rdiv, odiv; + u64 fvco =3D parent_rate; + long rate =3D 0; + int i; + + pll_numerator =3D readl_relaxed(pll->base + PLL_NUMERATOR); + mfn =3D (pll_numerator & PLL_MFN_MASK) >> PLL_MFN_SHIFT; + + pll_denominator =3D readl_relaxed(pll->base + PLL_DENOMINATOR); + mfd =3D pll_denominator & PLL_MFD_MASK; + + pll_div =3D readl_relaxed(pll->base + PLL_DIV); + mfi =3D (pll_div & PLL_MFI_MASK) >> PLL_MFI_SHIFT; + + rdiv =3D (pll_div & PLL_RDIV_MASK) >> PLL_RDIV_SHIFT; + rdiv =3D rdiv + 1; + odiv =3D pll_div & PLL_ODIV_MASK; + switch (odiv) { + case 0: + odiv =3D 2; + break; + case 1: + odiv =3D 3; + break; + default: + break; + } + + /* + * Sometimes, the recalculated rate has deviation due to + * the frac part. So find the accurate pll rate from the table + * first, if no match rate in the table, use the rate calculated + * from the equation below. + */ + for (i =3D 0; i < pll->rate_count; i++) { + if (rate_table[i].mfn =3D=3D mfn && rate_table[i].mfi =3D=3D mfi && + rate_table[i].mfd =3D=3D mfd && rate_table[i].rdiv =3D=3D rdiv && + rate_table[i].odiv =3D=3D odiv) + rate =3D rate_table[i].rate; + } + + /* Fvco =3D =F0=9D=90=B9=F0=9D=91=9F=F0=9D=91=92=F0=9D=91=93=E2=88=99(=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=BC+=F0=9D=91=80=F0=9D=90=B9=F0=9D=91=81/=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=B7) */ + fvco =3D fvco * mfi + fvco * mfn / mfd; + + do_div(fvco, rdiv * odiv); + + return rate ? (unsigned long) rate : (unsigned long)fvco; +} + +static int clk_fracn_gppll_wait_lock(struct clk_fracn_gppll *pll) +{ + u32 val; + + return readl_poll_timeout(pll->base + PLL_STATUS, val, + val & LOCK_STATUS, 0, LOCK_TIMEOUT_US); +} + +static int clk_fracn_gppll_set_rate(struct clk_hw *hw, unsigned long drate, + unsigned long prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate; + u32 tmp, pll_div, ana_mfn; + int ret; + + rate =3D imx_get_pll_settings(pll, drate); + if (!rate) { + pr_err("%s: Invalid rate : %lu for pll clk %s\n", __func__, + drate, clk_hw_get_name(hw)); + return -EINVAL; + } + + /* Disable output */ + tmp =3D readl_relaxed(pll->base + PLL_CTRL); + tmp &=3D ~CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Power Down */ + tmp &=3D ~POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Disable BYPASS */ + tmp &=3D ~CLKMUX_BYPASS; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + pll_div =3D (rate->rdiv << PLL_RDIV_SHIFT) | rate->odiv | (rate->mfi << P= LL_MFI_SHIFT); + writel_relaxed(pll_div, pll->base + PLL_DIV); + writel_relaxed(rate->mfd, pll->base + PLL_DENOMINATOR); + writel_relaxed(rate->mfn << PLL_MFN_SHIFT, pll->base + PLL_NUMERATOR); + + /* Wait for 5us according to fracn mode pll doc */ + udelay(5); + + /* Enable Powerup */ + tmp |=3D POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Wait Lock*/ + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + /* Enable output */ + tmp |=3D CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + ana_mfn =3D (readl_relaxed(pll->base + PLL_STATUS) & PLL_MFN_MASK) >> PLL= _MFN_SHIFT; + + WARN(ana_mfn !=3D rate->mfn, "ana_mfn !=3D rate->mfn\n"); + + return 0; +} + +static int clk_fracn_gppll_prepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + int ret; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + if (val & POWERUP_MASK) + return 0; + + val |=3D CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D CLKMUX_EN; + writel_relaxed(val, pll->base + PLL_CTRL); + + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + val &=3D ~CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + return 0; +} + +static int clk_fracn_gppll_is_prepared(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + + return (val & POWERUP_MASK) ? 1 : 0; +} + +static void clk_fracn_gppll_unprepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + val &=3D ~POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); +} + +static const struct clk_ops clk_fracn_gppll_ops =3D { + .prepare =3D clk_fracn_gppll_prepare, + .unprepare =3D clk_fracn_gppll_unprepare, + .is_prepared =3D clk_fracn_gppll_is_prepared, + .recalc_rate =3D clk_fracn_gppll_recalc_rate, + .round_rate =3D clk_fracn_gppll_round_rate, + .set_rate =3D clk_fracn_gppll_set_rate, +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk) +{ + struct clk_fracn_gppll *pll; + struct clk_hw *hw; + struct clk_init_data init; + int ret; + u32 val; + + pll =3D kzalloc(sizeof(*pll), GFP_KERNEL); + if (!pll) + return ERR_PTR(-ENOMEM); + + init.name =3D name; + init.flags =3D pll_clk->flags; + init.parent_names =3D &parent_name; + init.num_parents =3D 1; + init.ops =3D &clk_fracn_gppll_ops; + + pll->base =3D base; + pll->hw.init =3D &init; + pll->rate_table =3D pll_clk->rate_table; + pll->rate_count =3D pll_clk->rate_count; + + hw =3D &pll->hw; + + ret =3D clk_hw_register(NULL, hw); + if (ret) { + pr_err("%s: failed to register pll %s %d\n", __func__, name, ret); + kfree(pll); + return ERR_PTR(ret); + } + + return hw; +} +EXPORT_SYMBOL_GPL(imx_clk_fracn_gppll); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 63eb7c53b123..a7cbbcd1a3f4 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -72,6 +72,27 @@ extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; =20 +/* NOTE: Rate table should be kept sorted in descending order. */ +struct imx_fracn_gppll_rate_table { + unsigned int rate; + unsigned int mfi; + unsigned int mfn; + unsigned int mfd; + unsigned int rdiv; + unsigned int odiv; +}; + +struct imx_fracn_gppll_clk { + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; + int flags; +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk); + +extern struct imx_fracn_gppll_clk imx_fracn_gppll; + #define imx_clk_cpu(name, parent_name, div, mux, pll, step) \ to_clk(imx_clk_hw_cpu(name, parent_name, div, mux, pll, step)) =20 --=20 2.25.1 From nobody Fri Jun 26 13:59:53 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id A2A33C433F5 for ; Wed, 23 Feb 2022 06:42:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238501AbiBWGnS (ORCPT ); Wed, 23 Feb 2022 01:43:18 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60500 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236710AbiBWGnC (ORCPT ); Wed, 23 Feb 2022 01:43:02 -0500 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70051.outbound.protection.outlook.com [40.107.7.51]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 58AE96D874; Tue, 22 Feb 2022 22:42:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DDyrLCtWOm7eBWwH0/05w/dYLOJUY0iTuC+bstW87j99K7x4YSY6D30LrbMyQ68rtCJj0n8HNpScoPO4bVSl8zXgyry+56WcBN+Cyz8V2V1wvOfOY5GJ4k+M7ND/lxYjSfUzcXXbjRvs9XTJLm1ey4v3E8xJR5UlZ9eD5+kpY5ZCUIZXSxjhNdN8rDVLU9EyQZeTga+TkMzSHiWToYdOJhDEmAwJ9aNaFU0vjL0v3D3O2F/05q6OcAtsgTO6UK/V0FELu53zodi6ul0NNda+c9K3QfKd4CP/Y0BdUwFF07Mg3boEolAhKTEMSo9LZMQcDX91Zy4tcZ0tPEgL4nBTvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=tUSI2DGjm8nm2AB3emt8nkoevI1Yin9lnHBHhRUJ6F4=; b=SWPH/UYHUr48sPskGqJl21t/Yqht/ETggFyv0jbWNEhmrbrua6xYD4YiatRMAbelpt6qQbbmfKX29uYW6eGjb4hj0g/zbcmXnXF39fvZgcaRdYG9B1wOwIMeGTjHgeOt8rkIe9tTVj0wiC+jL1hMwu+tcGXYZWEeDGCTYVpvH4xz1wUEa/Cp8eqSIz8rpi1JJGvx7G8jnieb0dfmHRwaLJVEF4WGRrXyZlaC9tNuvZ8DLyedWUU+1HZ1pwjxFeKjM3hFouiSuS4T62Yi9a6jdoWw6hI9mUD5YiLD7ZVWSiWXV9BTxBy60d8L2CB+PjwfYQyYkd7u06LYZ3oI+WHWEQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tUSI2DGjm8nm2AB3emt8nkoevI1Yin9lnHBHhRUJ6F4=; b=lq+LEcvb5gsOyBgrBGbeq0EXPfCT2GwhgmKodTV1vL9tPjmcA4iKTZpVdjBhqF6I0J8Bk44qNwNATuiU1QximeXx0vblmodq+bXfja0DMJjjQhJwIE9cGyBly/r1UvgsD5NSkM3IO9Y/jRvciGkskqvnjqfMN5/vLaDKIVoU8rs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM6PR04MB5542.eurprd04.prod.outlook.com (2603:10a6:20b:2c::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.26; Wed, 23 Feb 2022 06:42:30 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 06:42:30 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V3 5/5] clk: imx: add i.MX93 clk Date: Wed, 23 Feb 2022 14:43:58 +0800 Message-Id: <20220223064358.4097307-6-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223064358.4097307-1-peng.fan@oss.nxp.com> References: <20220223064358.4097307-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR06CA0110.apcprd06.prod.outlook.com (2603:1096:1:1d::12) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: bbb26b3d-2cbc-40ec-29bb-08d9f697aa18 X-MS-TrafficTypeDiagnostic: AM6PR04MB5542:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: S2dgqPE1pm+k9D+1W12GvIap+X5r4bklVGIhWinJL1DYaD2OeTZ7n874EnrHaLbijmEcwkFoRTcbxCdQdIu45RNlutgT45Y1LreJL4RherorbvbQthZcguFmLnuWaf+c9DO4Bxpk79yfJrU6t6d5D6In518znmMcf5Dy/MBQO9UTnyeZVgD+HRLU9PEPQRREVNaG6p93DWgGe62O5C8jNc8rE3j7pLsqIwO1x9poasi0nnLO3jRsEoHKz7nnIRIBH7XxVAzTzojq2cXSvSegLdF3nutMfGhyRLSnch1KDwuMTHA3OphuY7/iXjZSal5VoV987WD+hqTxZxnQlycSdXy1In82and/OaaFfJKf7cXJ7DftGuw+N0DIIWLKq+R3Ys5gu+mqG3lW9XgYk8tj9NgusbtyJCqr5UMY+i1QuXQkWrjsR2fBOZDqqpHpo539uPdrdomcJGZ3I1iV2KuC6rtPReWTIISiL+hgwDPIfE2UJNxnHNlWgZNeNsheIY6U/e0bgTmCa3l1LvWq20jHwX65QKaC+7T+sNjqWFdNTt0+ZN0ZnDeVNrDQdR8xq1Dv2mNB4f1JufwDu9CH9EQcOsWPVWYzp4cZdGxRWxR6ExiRo8S8tLImU+lPLizx/ow6nBdf46nKuAvu33JEldsGUJ8UOpAtn/n/LgEUffBCC3XNN6xBeo7TO3O90gTFKXsCT4/7ynlfy1LC9+jhPZrTUA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(508600001)(5660300002)(6486002)(2906002)(86362001)(316002)(83380400001)(8936002)(7416002)(66476007)(66556008)(6666004)(30864003)(1076003)(52116002)(38100700002)(4326008)(26005)(186003)(2616005)(6512007)(6506007)(66946007)(38350700002)(8676002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?TObvFQgIIJN/6mphK6wVFTgHFNDXGm0RwuzfYaHNlx2qlR9Lm2Ts+pErMvZB?= =?us-ascii?Q?60lRrfKF4UafkNIZkDG/u6dfXzgZzbiAh+ljQ76qY3+DqXBy227B2oY2SIA3?= =?us-ascii?Q?0tYHGq5ZGQOTnTSocEtEwTPQoDSjk4GlN4WlhDVc5OcsRQV6aea4Ed+I+F/n?= =?us-ascii?Q?n5bOnTARGk5v8ilMFynWbnfugSc4PSZRfyCakq/e3tQDSAbBdWhxV9LrMOUT?= =?us-ascii?Q?QO/XIRVS1lSqBKp3u+uDOIAdEvv3CyZV7TDcS4zIyMXs24xPaJXNmAfZ3mRp?= =?us-ascii?Q?aNx77rXd6byt1xJo+OOFbLZgHYMcOtV/H+lDrlsn1TKQg9tWPrUh49FJcvNx?= =?us-ascii?Q?CGLbBBC1X2zuhQJXcMv29QzySzDhUsM777DpMhlJz9ktG2XOSDZA5C4rW7Hg?= =?us-ascii?Q?na25RgVrUYXajWBGi1vMq9q9o3NTMJDhXNt/dOBKSnh1ykYa4XLRxDeBnDg6?= =?us-ascii?Q?jX98HbG38vpzn4JFmFUlO5txkzBbMpfO6SF2vD3OB1HEg+X+rjw3ARrxwb2H?= =?us-ascii?Q?a+s0PAjYVUnIxX3VaVHo4vmkYERJZeN0WVMAHQiTSPaZl5T1cC5e6EN9fObV?= =?us-ascii?Q?VY4Cfxo2jN21i//XE98b2d6U1OLkxiAOoAMZK00tnbD+fifQKl7E2OrYPeon?= =?us-ascii?Q?jRBrpBWByKFcKRcwuJxeDrgzTFBAm/dadBUPLYaKPRVgf45O2Rm/US0s/lUh?= =?us-ascii?Q?JMewFm5XZizZvv5p4XXDPbb6uz8j+gsdChW7HfuJWzzxWSxrXymU+wGuj7o5?= =?us-ascii?Q?OKouVWsIOi6Yqk/EulLVazL3vTQ2UYGOjM3uD6vOxFuPjdV58hE8UGzY0xUQ?= =?us-ascii?Q?W27WWbasxdewtXcXGbCSPi2Mcfr9Z2gSwgMfpLDnl2RKLx4lAANgpXhohcgQ?= =?us-ascii?Q?lutYs0OQVLsxs+H93/zacyUQeMsFjPwm9TT7nOydxkmc2BZ3ZXNUfKq27z/N?= =?us-ascii?Q?MvRFoStWkEB3chL6WEj9DoijDYmDNH/C9V47WlIvmvkxHip9U95/72pER/tQ?= =?us-ascii?Q?xkRl6vAnhVvt17pg3/ScbG7WK3uQC+Fid1xDPkHlB9510JZnwtsB1bpjJrqb?= =?us-ascii?Q?keLQd1k7rlWodtHYBnS3S8T7Lx6R6Matxh1/M84OsC1GBpwKn7puO3R2lNr4?= =?us-ascii?Q?UtGUtZSFrh3Fr44jer+ILd6jDLrO9svYQ3IumHswt1UW/l/Aqf3OMYt9Luht?= =?us-ascii?Q?m8txYBBs0CdO6PzSZ6M94rpcVuG2iFDYP5IZJV5m5G4j+yOS1gPwitbnaofn?= =?us-ascii?Q?AYM3KNbQaaLEgNgqGKnkkmREvTKlzcUGa9doNWp1NMNEj7WFN9vJGTAmijfW?= =?us-ascii?Q?2jU+RUHYgHNN3FURzL2MUDJRiTlbeZxTmqYtx+zFun3+iXRtyphqwCjI6J/D?= =?us-ascii?Q?12HDgHQHekG54a5DSNJfWYhByrp0BVcMuGdD0xJiMWwynjyHhXnecc2tRpTW?= =?us-ascii?Q?HXBwCKAv85X+mcDIBK41cyCXpdgv8aVW8LtIk96A8QBS3Enr3msgMyekj4SV?= =?us-ascii?Q?krk/mSK9Hu0vHZqK+c/4D7l2/3hzjwGTa7JFZoIwi15eK1JwP+4iV2Xc2JPO?= =?us-ascii?Q?8+D8PJL9RRoartipizyLTPNZI7XwpjNnbweTCwiwA+KTnVL/bhPrkD1f+eZq?= =?us-ascii?Q?jN4uAiMg2Gs2R2XAnrjHD9E=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: bbb26b3d-2cbc-40ec-29bb-08d9f697aa18 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 06:42:30.7433 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 4Rik+f0ylaQXXJq3FozbZBbFBW/kccKP1hMP+z4M5cajEdwAlszy09EsKRGqdVrdYdYmHhMT4xZjHnOCS0h/EQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM6PR04MB5542 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add i.MX93 clk driver. i.MX93 clk hardware design is different compared with i.MX8M. It supports 4 sources for each clk root and the sources are seperated into a few groups, low speed/fast io/audio and etc. Signed-off-by: Peng Fan Reviewed-by: Abel Vesa --- drivers/clk/imx/Kconfig | 6 + drivers/clk/imx/Makefile | 2 + drivers/clk/imx/clk-imx93.c | 338 ++++++++++++++++++++++++++++++++++++ 3 files changed, 346 insertions(+) create mode 100644 drivers/clk/imx/clk-imx93.c diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index 45641b8bdc50..cc464a42d646 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -106,6 +106,12 @@ config CLK_IMX8ULP help Build the driver for i.MX8ULP CCM Clock Driver =20 +config CLK_IMX93 + tristate "IMX93 CCM Clock Driver" + depends on ARCH_MXC || COMPILE_TEST + help + Build the driver for i.MX93 CCM Clock Driver + config CLK_IMXRT1050 tristate "IMXRT1050 CCM Clock Driver" depends on SOC_IMXRT diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 60c8a4bb7574..88b9b9285d22 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -28,6 +28,8 @@ obj-$(CONFIG_CLK_IMX8MN) +=3D clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) +=3D clk-imx8mp.o obj-$(CONFIG_CLK_IMX8MQ) +=3D clk-imx8mq.o =20 +obj-$(CONFIG_CLK_IMX93) +=3D clk-imx93.o + obj-$(CONFIG_MXC_CLK_SCU) +=3D clk-imx-scu.o clk-imx-lpcg-scu.o clk-imx-scu-$(CONFIG_CLK_IMX8QXP) +=3D clk-scu.o clk-imx8qxp.o \ clk-imx8qxp-rsrc.o clk-imx8qm-rsrc.o \ diff --git a/drivers/clk/imx/clk-imx93.c b/drivers/clk/imx/clk-imx93.c new file mode 100644 index 000000000000..7cd5e7fb0c8b --- /dev/null +++ b/drivers/clk/imx/clk-imx93.c @@ -0,0 +1,338 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +enum clk_sel { + LOW_SPEED_IO_SEL, + NON_IO_SEL, + FAST_SEL, + AUDIO_SEL, + VIDEO_SEL, + TPM_SEL, + CKO1_SEL, + CKO2_SEL, + MISC_SEL, + MAX_SEL +}; + +static const char *parent_names[MAX_SEL][4] =3D { + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "video_pll"}, + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "sys_pll_pfd2_div2"= }, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "sys_pll_pfd2"}, + {"osc_24m", "audio_pll", "video_pll", "clk_ext1"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd0"}, + {"osc_24m", "sys_pll_pfd0", "audio_pll", "clk_ext1"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "audio_pll"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "video_pll"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd2"}, +}; + +struct imx93_clk_root { + u32 clk; + char *name; + u32 off; + enum clk_sel sel; + unsigned long flags; +} root_array[] =3D { + { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CL= K_IS_CRITICAL }, + { IMX93_CLK_A55, "a55_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL }, + { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL = }, + { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK= _IS_CRITICAL }, + { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_C= RITICAL }, + { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO1, "flexio1_root", 0x0500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO2, "flexio2_root", 0x0580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT1, "lpit1_root", 0x0600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT2, "lpit2_root", 0x0680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR1, "lptmr1_root", 0x0700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR2, "lptmr2_root", 0x0780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TPM1, "tpm1_root", 0x0800, TPM_SEL, }, + { IMX93_CLK_TPM2, "tpm2_root", 0x0880, TPM_SEL, }, + { IMX93_CLK_TPM3, "tpm3_root", 0x0900, TPM_SEL, }, + { IMX93_CLK_TPM4, "tpm4_root", 0x0980, TPM_SEL, }, + { IMX93_CLK_TPM5, "tpm5_root", 0x0a00, TPM_SEL, }, + { IMX93_CLK_TPM6, "tpm6_root", 0x0a80, TPM_SEL, }, + { IMX93_CLK_FLEXSPI1, "flexspi1_root", 0x0b00, FAST_SEL, }, + { IMX93_CLK_CAN1, "can1_root", 0x0b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_CAN2, "can2_root", 0x0c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART1, "lpuart1_root", 0x0c80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART2, "lpuart2_root", 0x0d00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART3, "lpuart3_root", 0x0d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART4, "lpuart4_root", 0x0e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART5, "lpuart5_root", 0x0e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART6, "lpuart6_root", 0x0f00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART7, "lpuart7_root", 0x0f80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART8, "lpuart8_root", 0x1000, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C1, "lpi2c1_root", 0x1080, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C2, "lpi2c2_root", 0x1100, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C3, "lpi2c3_root", 0x1180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C4, "lpi2c4_root", 0x1200, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C5, "lpi2c5_root", 0x1280, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C6, "lpi2c6_root", 0x1300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C7, "lpi2c7_root", 0x1380, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C8, "lpi2c8_root", 0x1400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI1, "lpspi1_root", 0x1480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI2, "lpspi2_root", 0x1500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI3, "lpspi3_root", 0x1580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI4, "lpspi4_root", 0x1600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI5, "lpspi5_root", 0x1680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI6, "lpspi6_root", 0x1700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI7, "lpspi7_root", 0x1780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI8, "lpspi8_root", 0x1800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C1, "i3c1_root", 0x1880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2, "i3c2_root", 0x1900, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USDHC1, "usdhc1_root", 0x1980, FAST_SEL, }, + { IMX93_CLK_USDHC2, "usdhc2_root", 0x1a00, FAST_SEL, }, + { IMX93_CLK_USDHC3, "usdhc3_root", 0x1a80, FAST_SEL, }, + { IMX93_CLK_SAI1, "sai1_root", 0x1b00, AUDIO_SEL, }, + { IMX93_CLK_SAI2, "sai2_root", 0x1b80, AUDIO_SEL, }, + { IMX93_CLK_SAI3, "sai3_root", 0x1c00, AUDIO_SEL, }, + { IMX93_CLK_CCM_CKO1, "ccm_cko1_root", 0x1c80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO2, "ccm_cko2_root", 0x1d00, CKO2_SEL, }, + { IMX93_CLK_CCM_CKO3, "ccm_cko3_root", 0x1d80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO4, "ccm_cko4_root", 0x1e00, CKO2_SEL, }, + { IMX93_CLK_HSIO, "hsio_root", 0x1e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_HSIO_USB_TEST_60M, "hsio_usb_test_60m_root", 0x1f00, LOW_SPEE= D_IO_SEL, }, + { IMX93_CLK_HSIO_ACSCAN_80M, "hsio_acscan_80m_root", 0x1f80, LOW_SPEED_IO= _SEL, }, + { IMX93_CLK_HSIO_ACSCAN_480M, "hsio_acscan_480m_root", 0x2000, MISC_SEL, = }, + { IMX93_CLK_ML_APB, "ml_apb_root", 0x2180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ML, "ml_root", 0x2200, FAST_SEL, }, + { IMX93_CLK_MEDIA_AXI, "media_axi_root", 0x2280, FAST_SEL, }, + { IMX93_CLK_MEDIA_APB, "media_apb_root", 0x2300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MEDIA_LDB, "media_ldb_root", 0x2380, VIDEO_SEL, }, + { IMX93_CLK_MEDIA_DISP_PIX, "media_disp_pix_root", 0x2400, VIDEO_SEL, }, + { IMX93_CLK_CAM_PIX, "cam_pix_root", 0x2480, VIDEO_SEL, }, + { IMX93_CLK_MIPI_TEST_BYTE, "mipi_test_byte_root", 0x2500, VIDEO_SEL, }, + { IMX93_CLK_MIPI_PHY_CFG, "mipi_phy_cfg_root", 0x2580, VIDEO_SEL, }, + { IMX93_CLK_ADC, "adc_root", 0x2700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PDM, "pdm_root", 0x2780, AUDIO_SEL, }, + { IMX93_CLK_TSTMR1, "tstmr1_root", 0x2800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TSTMR2, "tstmr2_root", 0x2880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MQS1, "mqs1_root", 0x2900, AUDIO_SEL, }, + { IMX93_CLK_MQS2, "mqs2_root", 0x2980, AUDIO_SEL, }, + { IMX93_CLK_AUDIO_XCVR, "audio_xcvr_root", 0x2a00, NON_IO_SEL, }, + { IMX93_CLK_SPDIF, "spdif_root", 0x2a80, AUDIO_SEL, }, + { IMX93_CLK_ENET, "enet_root", 0x2b00, NON_IO_SEL, }, + { IMX93_CLK_ENET_TIMER1, "enet_timer1_root", 0x2b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_TIMER2, "enet_timer2_root", 0x2c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_REF, "enet_ref_root", 0x2c80, NON_IO_SEL, }, + { IMX93_CLK_ENET_REF_PHY, "enet_ref_phy_root", 0x2d00, LOW_SPEED_IO_SEL, = }, + { IMX93_CLK_I3C1_SLOW, "i3c1_slow_root", 0x2d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2_SLOW, "i3c2_slow_root", 0x2e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USB_PHY_BURUNIN, "usb_phy_root", 0x2e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PAL_CAME_SCAN, "pal_came_scan_root", 0x2f00, MISC_SEL, } +}; + +struct imx93_clk_ccgr { + u32 clk; + char *name; + char *parent_name; + u32 off; + unsigned long flags; +} ccgr_array[] =3D { + { IMX93_CLK_A55_GATE, "a55", "a55_root", 0x8000, CLK_IS_CRITICAL }, + { IMX93_CLK_CM33_GATE, "cm33", "m33_root", 0x8040, CLK_IS_CRITICAL }, + { IMX93_CLK_ADC1_GATE, "adc1", "osc_24m", 0x82c0, }, + { IMX93_CLK_WDOG1_GATE, "wdog1", "osc_24m", 0x8300, }, + { IMX93_CLK_WDOG2_GATE, "wdog2", "osc_24m", 0x8340, }, + { IMX93_CLK_WDOG3_GATE, "wdog3", "osc_24m", 0x8380, }, + { IMX93_CLK_WDOG4_GATE, "wdog4", "osc_24m", 0x83c0, }, + { IMX93_CLK_WDOG5_GATE, "wdog5", "osc_24m", 0x8400, }, + { IMX93_CLK_SEMA1_GATE, "sema1", "bus_aon_root", 0x8440, }, + { IMX93_CLK_SEMA2_GATE, "sema2", "bus_wakeup_root", 0x8480, }, + { IMX93_CLK_MU_A_GATE, "mu_a", "bus_aon_root", 0x84c0, }, + { IMX93_CLK_MU_B_GATE, "mu_b", "bus_aon_root", 0x8500, }, + { IMX93_CLK_EDMA1_GATE, "edma1", "wakeup_axi_root", 0x8540, }, + { IMX93_CLK_EDMA2_GATE, "edma2", "wakeup_axi_root", 0x8580, }, + { IMX93_CLK_FLEXSPI1_GATE, "flexspi", "flexspi_root", 0x8640, }, + { IMX93_CLK_GPIO1_GATE, "gpio1", "m33_root", 0x8880, }, + { IMX93_CLK_GPIO2_GATE, "gpio2", "bus_wakeup_root", 0x88c0, }, + { IMX93_CLK_GPIO3_GATE, "gpio3", "bus_wakeup_root", 0x8900, }, + { IMX93_CLK_GPIO4_GATE, "gpio4", "bus_wakeup_root", 0x8940, }, + { IMX93_CLK_FLEXIO1_GATE, "flexio1", "flexio1_root", 0x8980, }, + { IMX93_CLK_FLEXIO2_GATE, "flexio2", "flexio2_root", 0x89c0, }, + { IMX93_CLK_LPIT1_GATE, "lpit1", "lpit1_root", 0x8a00, }, + { IMX93_CLK_LPIT2_GATE, "lpit2", "lpit2_root", 0x8a40, }, + { IMX93_CLK_LPTMR1_GATE, "lptmr1", "lptmr1_root", 0x8a80, }, + { IMX93_CLK_LPTMR2_GATE, "lptmr2", "lptmr2_root", 0x8ac0, }, + { IMX93_CLK_TPM1_GATE, "tpm1", "tpm1_root", 0x8b00, }, + { IMX93_CLK_TPM2_GATE, "tpm2", "tpm2_root", 0x8b40, }, + { IMX93_CLK_TPM3_GATE, "tpm3", "tpm3_root", 0x8b80, }, + { IMX93_CLK_TPM4_GATE, "tpm4", "tpm4_root", 0x8bc0, }, + { IMX93_CLK_TPM5_GATE, "tpm5", "tpm5_root", 0x8c00, }, + { IMX93_CLK_TPM6_GATE, "tpm6", "tpm6_root", 0x8c40, }, + { IMX93_CLK_CAN1_GATE, "can1", "can1_root", 0x8c80, }, + { IMX93_CLK_CAN2_GATE, "can2", "can2_root", 0x8cc0, }, + { IMX93_CLK_LPUART1_GATE, "lpuart1", "lpuart1_root", 0x8d00, }, + { IMX93_CLK_LPUART2_GATE, "lpuart2", "lpuart2_root", 0x8d40, }, + { IMX93_CLK_LPUART3_GATE, "lpuart3", "lpuart3_root", 0x8d80, }, + { IMX93_CLK_LPUART4_GATE, "lpuart4", "lpuart4_root", 0x8dc0, }, + { IMX93_CLK_LPUART5_GATE, "lpuart5", "lpuart5_root", 0x8e00, }, + { IMX93_CLK_LPUART6_GATE, "lpuart6", "lpuart6_root", 0x8e40, }, + { IMX93_CLK_LPUART7_GATE, "lpuart7", "lpuart7_root", 0x8e80, }, + { IMX93_CLK_LPUART8_GATE, "lpuart8", "lpuart8_root", 0x8ec0, }, + { IMX93_CLK_LPI2C1_GATE, "lpi2c1", "lpi2c1_root", 0x8f00, }, + { IMX93_CLK_LPI2C2_GATE, "lpi2c2", "lpi2c2_root", 0x8f40, }, + { IMX93_CLK_LPI2C3_GATE, "lpi2c3", "lpi2c3_root", 0x8f80, }, + { IMX93_CLK_LPI2C4_GATE, "lpi2c4", "lpi2c4_root", 0x8fc0, }, + { IMX93_CLK_LPI2C5_GATE, "lpi2c5", "lpi2c5_root", 0x9000, }, + { IMX93_CLK_LPI2C6_GATE, "lpi2c6", "lpi2c6_root", 0x9040, }, + { IMX93_CLK_LPI2C7_GATE, "lpi2c7", "lpi2c7_root", 0x9080, }, + { IMX93_CLK_LPI2C8_GATE, "lpi2c8", "lpi2c8_root", 0x90c0, }, + { IMX93_CLK_LPSPI1_GATE, "lpspi1", "lpspi1_root", 0x9100, }, + { IMX93_CLK_LPSPI2_GATE, "lpspi2", "lpspi2_root", 0x9140, }, + { IMX93_CLK_LPSPI3_GATE, "lpspi3", "lpspi3_root", 0x9180, }, + { IMX93_CLK_LPSPI4_GATE, "lpspi4", "lpspi4_root", 0x91c0, }, + { IMX93_CLK_LPSPI5_GATE, "lpspi5", "lpspi5_root", 0x9200, }, + { IMX93_CLK_LPSPI6_GATE, "lpspi6", "lpspi6_root", 0x9240, }, + { IMX93_CLK_LPSPI7_GATE, "lpspi7", "lpspi7_root", 0x9280, }, + { IMX93_CLK_LPSPI8_GATE, "lpspi8", "lpspi8_root", 0x92c0, }, + { IMX93_CLK_I3C1_GATE, "i3c1", "i3c1_root", 0x9300, }, + { IMX93_CLK_I3C2_GATE, "i3c2", "i3c2_root", 0x9340, }, + { IMX93_CLK_USDHC1_GATE, "usdhc1", "usdhc1_root", 0x9380, }, + { IMX93_CLK_USDHC2_GATE, "usdhc2", "usdhc2_root", 0x93c0, }, + { IMX93_CLK_USDHC3_GATE, "usdhc3", "usdhc3_root", 0x9400, }, + { IMX93_CLK_SAI1_GATE, "sai1", "sai1_root", 0x9440, }, + { IMX93_CLK_SAI2_GATE, "sai2", "sai2_root", 0x9480, }, + { IMX93_CLK_SAI3_GATE, "sai3", "sai3_root", 0x94c0, }, + { IMX93_CLK_MIPI_CSI_GATE, "mipi_csi", "media_apb_root", 0x9580, }, + { IMX93_CLK_MIPI_DSI_GATE, "mipi_dsi", "media_apb_root", 0x95c0, }, + { IMX93_CLK_LVDS_GATE, "lvds", "media_ldb_root", 0x9600, }, + { IMX93_CLK_LCDIF_GATE, "lcdif", "media_apb_root", 0x9640, }, + { IMX93_CLK_PXP_GATE, "pxp", "media_apb_root", 0x9680, }, + { IMX93_CLK_ISI_GATE, "isi", "media_apb_root", 0x96c0, }, + { IMX93_CLK_NIC_MEDIA_GATE, "nic_media", "media_apb_root", 0x9700, }, + { IMX93_CLK_USB_CONTROLLER_GATE, "usb_controller", "hsio_root", 0x9a00, = }, + { IMX93_CLK_USB_TEST_60M_GATE, "usb_test_60m", "hsio_usb_test_60m_root", = 0x9a40, }, + { IMX93_CLK_HSIO_TROUT_24M_GATE, "hsio_trout_24m", "osc_24m", 0x9a80, }, + { IMX93_CLK_PDM_GATE, "pdm", "pdm_root", 0x9ac0, }, + { IMX93_CLK_MQS1_GATE, "mqs1", "sai1_root", 0x9b00, }, + { IMX93_CLK_MQS2_GATE, "mqs2", "sai3_root", 0x9b40, }, + { IMX93_CLK_AUD_XCVR_GATE, "aud_xcvr", "audio_xcvr_root", 0x9b80, }, + { IMX93_CLK_SPDIF_GATE, "spdif", "spdif_root", 0x9c00, }, + { IMX93_CLK_HSIO_32K_GATE, "hsio_32k", "osc_32k", 0x9dc0, }, + { IMX93_CLK_ENET1_GATE, "enet1", "enet_root", 0x9e00, }, + { IMX93_CLK_ENET_QOS_GATE, "enet_qos", "wakeup_axi_root", 0x9e40, }, + { IMX93_CLK_SYS_CNT_GATE, "sys_cnt", "osc_24m", 0x9e80, }, + { IMX93_CLK_TSTMR1_GATE, "tstmr1", "bus_aon_root", 0x9ec0, }, + { IMX93_CLK_TSTMR2_GATE, "tstmr2", "bus_wakeup_root", 0x9f00, }, + { IMX93_CLK_TMC_GATE, "tmc", "osc_24m", 0x9f40, }, + { IMX93_CLK_PMRO_GATE, "pmro", "osc_24m", 0x9f80, } +}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **clks; + +static int imx93_clocks_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + struct imx93_clk_root *root; + struct imx93_clk_ccgr *ccgr; + void __iomem *base =3D NULL; + int i, ret; + + clk_hw_data =3D kzalloc(struct_size(clk_hw_data, hws, + IMX93_CLK_END), GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num =3D IMX93_CLK_END; + clks =3D clk_hw_data->hws; + + clks[IMX93_CLK_DUMMY] =3D imx_clk_hw_fixed("dummy", 0); + clks[IMX93_CLK_24M] =3D imx_obtain_fixed_clk_hw(np, "osc_24m"); + clks[IMX93_CLK_32K] =3D imx_obtain_fixed_clk_hw(np, "osc_32k"); + clks[IMX93_CLK_EXT1] =3D imx_obtain_fixed_clk_hw(np, "clk_ext1"); + + clks[IMX93_CLK_SYS_PLL_PFD0] =3D imx_clk_hw_fixed("sys_pll_pfd0", 1000000= 000); + clks[IMX93_CLK_SYS_PLL_PFD0_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d0_div2", + "sys_pll_pfd0", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD1] =3D imx_clk_hw_fixed("sys_pll_pfd1", 8000000= 00); + clks[IMX93_CLK_SYS_PLL_PFD1_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d1_div2", + "sys_pll_pfd1", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD2] =3D imx_clk_hw_fixed("sys_pll_pfd2", 6250000= 00); + clks[IMX93_CLK_SYS_PLL_PFD2_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d2_div2", + "sys_pll_pfd2", 1, 2); + + np =3D of_find_compatible_node(NULL, NULL, "fsl,imx93-anatop"); + base =3D of_iomap(np, 0); + of_node_put(np); + if (WARN_ON(!base)) + return -ENOMEM; + + clks[IMX93_CLK_AUDIO_PLL] =3D imx_clk_fracn_gppll("audio_pll", "osc_24m",= base + 0x1200, + &imx_fracn_gppll); + clks[IMX93_CLK_VIDEO_PLL] =3D imx_clk_fracn_gppll("video_pll", "osc_24m",= base + 0x1400, + &imx_fracn_gppll); + + np =3D dev->of_node; + base =3D devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + + for (i =3D 0; i < ARRAY_SIZE(root_array); i++) { + root =3D &root_array[i]; + clks[root->clk] =3D imx93_clk_composite_flags(root->name, + parent_names[root->sel], + 4, base + root->off, + root->flags); + } + + for (i =3D 0; i < ARRAY_SIZE(ccgr_array); i++) { + ccgr =3D &ccgr_array[i]; + clks[ccgr->clk] =3D imx_clk_hw_gate4_flags(ccgr->name, + ccgr->parent_name, + base + ccgr->off, 0, + ccgr->flags); + } + + imx_check_clk_hws(clks, IMX93_CLK_END); + + ret =3D of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + dev_err(dev, "failed to register clks for i.MX93\n"); + goto unregister_hws; + } + + return 0; + +unregister_hws: + imx_unregister_hw_clocks(clks, IMX93_CLK_END); + + return ret; +} + +static const struct of_device_id imx93_clk_of_match[] =3D { + { .compatible =3D "fsl,imx93-ccm" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx93_clk_of_match); + +static struct platform_driver imx93_clk_driver =3D { + .probe =3D imx93_clocks_probe, + .driver =3D { + .name =3D "imx93-ccm", + .suppress_bind_attrs =3D true, + .of_match_table =3D of_match_ptr(imx93_clk_of_match), + }, +}; +module_platform_driver(imx93_clk_driver); --=20 2.25.1