From nobody Fri Jun 26 14:00:47 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B2A5BC433FE for ; Wed, 23 Feb 2022 01:14:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235941AbiBWBOx (ORCPT ); Tue, 22 Feb 2022 20:14:53 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46500 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231362AbiBWBOv (ORCPT ); Tue, 22 Feb 2022 20:14:51 -0500 Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30050.outbound.protection.outlook.com [40.107.3.50]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 78AD8DEDC; Tue, 22 Feb 2022 17:14:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Fkcj95uPJ9C5OdEtbPz6cW7YxLCd+dIXN/T9nFoBjIOLey5y17NOB0RoAgctQY0keSNSN+4RNcv85YYpgOB09WqgkQK0IuF6WxXxktTxKt3B+JaE6sPq7qg5m8zFq3RpW3WTPpmKddilFy9KpSibsSYYPyL+V61tBKAVMrY2pdgpzpEk1z9QBEWlawQGZ0AdRB/3q45IzqoVTZZ1kSe9GQcmWAICHhJluS3xm14UCeQbaVfdtTlh2fdcs6rqR634O56hZuSaaS2CRXOtd/uRIvdBEM4CIP3kdgGw7CEbORr6UHPG5JGC1DPvwYPP49/dZDgJzFUm33vUT/C0f72snw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JFJZhKTGSa5lsjtLLCCFdEq69GcftU+K0cdBdAhDE/Y=; b=nWIs4HL5/oww4CjRgn94Qi27Qr4sM8U4Xh6szo9ECNzA1PkgNWg3X/o40RgqRkcnDVnOQGssJ8V9ZANt+i6n6QjFdVnDnc1/nUP05nC0lH65jdrksoE9Wqjgs+dFMhpFhGG6JAQ/g20CP2iF4qq4cHpA5t6ugj3BgGVO+5ldUIVaRLn9CtGFahVwJpTHw1JBLvcUrPC6AHOxYM11u5xax9Ms3GaMMMKv6Lr1njrpP5/Etzg1n8IBwFqSRrrlg6/y7xJ4qXM2vCXY44hahUIHe153wPnop5Zhjc9NTrjiSP6WtL2InjKNbp7dP4EcpseSlt3PCcTMdR4w/hFfZJY7tw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JFJZhKTGSa5lsjtLLCCFdEq69GcftU+K0cdBdAhDE/Y=; b=CnS5auqv1Y34selrMc2s7lZ/I7BpQSIaRVZ263j8iNEltN9eXXBRrkiRR5Pb0fc3ewncBawTqTjiBPirKksVN++mcgwjPcQPG61/fvBbARCkh07xkjUPNBBVOV+NyntrLCvF2n2jQLpgbriDz1JRsadoIEgvikXZIVgfYoYr2CY= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by DU2PR04MB8533.eurprd04.prod.outlook.com (2603:10a6:10:2d4::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.27; Wed, 23 Feb 2022 01:14:22 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 01:14:22 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V2 1/5] dt-bindings: clock: Add imx93 clock support Date: Wed, 23 Feb 2022 09:16:02 +0800 Message-Id: <20220223011606.3282165-2-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223011606.3282165-1-peng.fan@oss.nxp.com> References: <20220223011606.3282165-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR02CA0002.apcprd02.prod.outlook.com (2603:1096:3:17::14) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e40f4f61-3b82-434b-57df-08d9f669d320 X-MS-TrafficTypeDiagnostic: DU2PR04MB8533:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: sQQRjtxhE4kpp7P2V4y1q5x76+oM0swA99KV1W97D9yP5N/zEnB4QbrbRlUZC/FXRIlBByLVAGudrR1JI7hLP1jj2x+788pfWMWSabdRv19lrAOicKBz9RPETT9NbUmqAyhqnbApcTSNecOyYt0GOH7NbvPlqttgDsRKPpldUSz2VLmyyQ1zz7+VRC91d1tWJyZlBjRAop6Uw6vraHf3XrlK8yzdNId0Dez/6LDXhA9AxTEhhIzE5wv+RvzswYN2UdtTYdKz3JEU9MtsQyC3J/K6H2hVasS6NGbomA0IRbnFOCbJVNCdTkOHWcd6laJXRUuvbsJagHam23oMSITU3GJ3C0ya2Fmx7kH4154yUmA1uLAMYvF5lMYp7vJMBK2f2wbeFOERLY9r8U2LW6ePn7Uhm/27N97htx7bmxTAWUiq0XDw7/kKSkWXrmx5sOfpTBP/xhWICjd7U5I4XV8dRHdIsQHo2h88oOOf+iHuDIH1zLGAdSVIfbSblaThiSeagYCVvSl6HkC6plniFJlYb9lTxXtBApbT3qJUT+UD71GpNf/Vj5A9/GHLOCLriLx2lY4vFiTdIOWjnZ2XkVDZjM500gQ6r7oq7G/WPY8gChDxOXunpLRiUekHYj5duMhBI1B/dnPppPlxrma9ytigBHEV6VRfubvsVt+CXIeMVlK5L556L5qwjHTRb2GmZ7HxwXtF5aI3cTPXCbnj+Ixd+4olqxNDKeWKrYLcDcM6AKpPUxXO5Gk6ni6Qn4N5aKtPQd640t5X0ZC+vheL2x9B1jQFuD9aSjIDKRGi7p9pv80= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(186003)(26005)(1076003)(2616005)(8936002)(2906002)(6506007)(52116002)(6666004)(7416002)(6512007)(5660300002)(86362001)(38100700002)(38350700002)(83380400001)(66476007)(316002)(4326008)(508600001)(966005)(8676002)(6486002)(66946007)(66556008);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Xe1TmjkYePtj56ON+FyK9OeStRyuhOi6o0kSqA3zBnJkZAVoXPHe38TQ78Bk?= =?us-ascii?Q?sjk0vAqz63MHj6hZYvUxrdVmPei6Y/a37Ymtt8FKDWniUA0TXE1dojgvibzU?= =?us-ascii?Q?bX1svByANJ4vXpkXZM1glvLo/Ud/NiBsRwHPgwLN3IKsXmWP6w5KOkKsUt6Q?= =?us-ascii?Q?H2bDnDrOOLGekoumxKegUlF9Xwd0SwVbJ0aahtOpTImYbnTGtFhYW6pGGC9y?= =?us-ascii?Q?3oULQSHB4plroNZgm0NmmrNsWRaANxS9HYc2/a3YGYHQ554BrE2CWLEA7KtO?= =?us-ascii?Q?R9EuaN5u/HSuHCu1oq/inq61bFm5tMbeaZvPRzJjGYzFbjo0hYsXy4On1yvG?= =?us-ascii?Q?jww/1ZYm5kNpEt78uw3XnU8dZErYt+qqDQUSF6Ef84uP40hw8/M3uuQp3NgG?= =?us-ascii?Q?zfiGMtlL0crjKf2pm85fxi1TrH6BNZgjiCbyJ/q5YKxwCzXJLIYbsXtFaqXz?= =?us-ascii?Q?/mNInHzyj+ENnO3stRhv/ulqajlcPRb4i1ifFV1h1bH9rUU7knrEn+qGoRcC?= =?us-ascii?Q?E1qOGw2yerMvepVA6kbiTLAnKCo9nfK3Yc9CX3gQoOoPcFKs4KSilZYXXR7i?= =?us-ascii?Q?T8cVINZhQpa5hdFYa3qEMDOYE4QftqcomNdvdwD5pyFjA731tM4OsxZfQTYj?= =?us-ascii?Q?xWG6RCo6rOyXjX6XPxD7BEgNekc5m9U7k5GkHhXGAsNsfARW0IKcl7zzMZfa?= =?us-ascii?Q?8ijH/wkDQixxdjwCeQuZnged7MI7uRS90/ktXkBQFnM2LJXyZfk2CGYgPP6W?= =?us-ascii?Q?HdVsKpH3L/5c0uyAyrLLpZ7t2X6FP69XznzOszM0ctOprd77ktTj6AJUSn6K?= =?us-ascii?Q?354QqOb3cfRqhnUmHG+g72Nb2W/dYP8PJNVyWcoBHVkFZRIze+dX8qvIarWl?= =?us-ascii?Q?UrDtQHCZWpqcZZABKak+sgRpHXRB/NgsGtXgA+WKN0/vXKQKWw1DkBo7nsrI?= =?us-ascii?Q?mLc5HYjYCKSpnQZ5ZFT85CtTIXUWG+6VVgVKay1nR8quZDgCWZ2FsLIsqMoU?= =?us-ascii?Q?AhFY4TQBnxYoK4KbxWcyrNMLsgOJTffMWyVTpJD38LVR5afXQXG2ZjtvO7az?= =?us-ascii?Q?nsYTmdIrAouoBIlKkG4/SH0xsrJm6aKjL9QQGuyMJiSFWHg4+JlVOprkfNrC?= =?us-ascii?Q?fSfcUDKTfgKHKw4UIXP5e34Je580W/DsP77vbdLX8p0ny3ZKBbDTJMluF6QP?= =?us-ascii?Q?lHnEvHEY3hVBuPd3+ThtQ0ND7ZY3006UF0JcJWH3QdZ6MWQhuZa0DMVfbGm/?= =?us-ascii?Q?Jq4OfbTjoTMgBD3FU2AE/pQfLqrAaE2eWE+zonn1QdnORG0QRofZs5+zE5sb?= =?us-ascii?Q?kHnyIfYQ4hMJehaA4wxaUlr083qoVKiPLIxVJkUi7VmjF+wEpQ4615ly4SmJ?= =?us-ascii?Q?+iKOalbj/d+oXjyj9TGGry83qv3rR3R+4QelztAwaIx/QmscSYOIVDgK8jJS?= =?us-ascii?Q?gbtu9zgDdO4z+rg2FTLlpuZWPIaxDm52VLqPLe+ws+dhMj4inhp9DKUzdkPL?= =?us-ascii?Q?yRxw1kbvDCp1086hMFo59kF7qqVhHRQGkFC+4X+NfA6h+V6nWuAAIG3Z8Flf?= =?us-ascii?Q?Nf0K4TVHv8FvQILO7i4aqNDzN8gIDh52hkN+u9UjjhW06H5Z+8y36SCUrws2?= =?us-ascii?Q?bCLyK4YhUU5nGFVWmp6B6LQ=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e40f4f61-3b82-434b-57df-08d9f669d320 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 01:14:22.5465 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: rnBPTJYnN8udCaMMuerry3gReqg3mLkwGonkRELyLiVd7Mtx0PSdxDRJebkliA6v3s4/h5neLZ/9Wdfr/y+XCg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8533 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add the clock dt-binding file for i.MX93. Signed-off-by: Peng Fan --- .../bindings/clock/imx93-clock.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx93-clock.yaml diff --git a/Documentation/devicetree/bindings/clock/imx93-clock.yaml b/Doc= umentation/devicetree/bindings/clock/imx93-clock.yaml new file mode 100644 index 000000000000..a4c3ae23b8c3 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx93-clock.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx93-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX93 Clock Control Module Binding + +maintainers: + - Peng Fan + +description: | + i.MX93 clock control module is an integrated clock controller, which + includes clock generator, clock gate and supplies to all modules. + +properties: + compatible: + enum: + - fsl,imx93-ccm + + reg: + maxItems: 1 + + clocks: + description: + specify the external clocks used by the CCM module. + items: + - description: 32k osc + - description: 24m osc + - description: ext1 clock input + + clock-names: + description: + specify the external clocks names used by the CCM module. + items: + - const: osc_32k + - const: osc_24m + - const: clk_ext1 + + '#clock-cells': + const: 1 + description: + The clock consumer should specify the desired clock by having the cl= ock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx93= -clock.h + for the full list of i.MX93 clock IDs. + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + # Clock Control Module node: + - | + clock-controller@44450000 { + compatible =3D "fsl,imx93-ccm"; + reg =3D <0x44450000 0x10000>; + #clock-cells =3D <1>; + }; + +... --=20 2.25.1 From nobody Fri Jun 26 14:00:47 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2FC14C43217 for ; Wed, 23 Feb 2022 01:14:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236550AbiBWBPB (ORCPT ); Tue, 22 Feb 2022 20:15:01 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46706 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236442AbiBWBO5 (ORCPT ); Tue, 22 Feb 2022 20:14:57 -0500 Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30046.outbound.protection.outlook.com [40.107.3.46]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8763E39835; Tue, 22 Feb 2022 17:14:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EI6xlZR7JTeamZBwrc7Q611AbxhJbdQSVw1C6HlYgX6HdLMxG7fMIZE5hbUIrPVVTY1bJBzf5WF0W5ahs+9sJCbWOSfxLIW4Ae6edTAE8JLFWOdrTHV6kQaDaSdaKJ689FaECVkkvlpu7V2XdfllHTwKoPjgqYnFkuuwsndCZH4odLWDA/htEnz3ITMbBXRp7W4Av5cF202Mv4FLUWd0fTNO7bV9y2T2ChN9d8il84aiiO6S2jKmdP2Zkr2JA+UOWAKQjLeJuQVxpUe2Ejzd5ODZLy6yfWfzh0LnZuoAdHmt/amabMY123a1JbDT0jZnA0AM0Lc704QxtQDrAQ/oMA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dueg2xyemPcexX25l0BSpT6IB9dUdweTBMFcsPJBTY4=; b=jmOsaXoEXqFWLOP3i3MsC0gF2IaQLq3mCAlo43F8Fr+3mgfe98TPadGkJSWQIngCFoI+Yh1kLvrzWgqUOc23VCXBslTXuIk/0RSYz8ZQa2gna9RxcoSDF8iLgJyC37cCxd/ETaMYdyvJ2RbrueL0NdDp5V1C/gajK51w/uenOtbvOHSAa1KDdiumrji5Y7L+EYtiRR3fShOdlkPN8ZuTDweph8rOkYgr+4fJ06sS115uj96FQqtpGa/Yjn1IvUdQKc5P+K3A0W67T4uv2agXrV6D8mlIJpDBfGK2wwTJWc4zxx78tcQ/Zho2Ag7TCScKrB1syaH6C59XCPwygoIYDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dueg2xyemPcexX25l0BSpT6IB9dUdweTBMFcsPJBTY4=; b=IZjvyZGulhOZReh1oaOdjl3ogjCcb7uDSBS8Ki0q5JQbzh6k2uCHL2bh0Wa6on878M8sZ3F2dn+MeoXrppSvvmxMxkEGgvKf7tAnaGw5hKmJchdF9JTIncUz6VpVG9jl/ntCnjgD3Ny7qWhG+0e799rlSn4ke7TNL3QYhJ7rK6U= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by DU2PR04MB8533.eurprd04.prod.outlook.com (2603:10a6:10:2d4::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.27; Wed, 23 Feb 2022 01:14:26 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 01:14:26 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V2 2/5] dt-bindings: clock: add i.MX93 clock definition Date: Wed, 23 Feb 2022 09:16:03 +0800 Message-Id: <20220223011606.3282165-3-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223011606.3282165-1-peng.fan@oss.nxp.com> References: <20220223011606.3282165-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR02CA0002.apcprd02.prod.outlook.com (2603:1096:3:17::14) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a2da4189-5a0a-4c79-b031-08d9f669d585 X-MS-TrafficTypeDiagnostic: DU2PR04MB8533:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 3P06FL/4ii6pjG8+fmqiVGpF1pcm6Fy+cAtFq3RlggoKsqS6m3xvom1ur95ZDkb/Y0/aStprftq0+JLtBUVjajcdUnGlNB2hTjTllSqHsVywZrYz6kbWyUwMkMxg+NCWQ4MRFVB9qbqmEdk/ruJlClEwMaP7NaylxWF36Hs0UOYfKKvGxbdMqRoZSzzH12vhWerioG8RbkKovPdt4JFzR0ynVA2UUtrWN/8ZOysVeAa4TW7UItUciX7XHAPBPI926O92JBMUUIXEYsdLCZA3T1olDdKZnq5vUma8I3dkru9dp5QieBgPXduEDQ6yNNL603vHeKjvj1qcuVVVszc+4u/9p7h8d4bNB3ckFl0X2DzikXMe5q6i2U3PAv8tLxQTDyScDW6sIJF8bAMIbRRQmiOtD078FPiRxgWGnRDN4Fcasu3crrYqNf1fMW/9ditAcaBXB39aYWCYupXHjilgEHLZDQv3YJ1lv1BHRYQPw2+EYdWufB44ycPm1ceVedP+Z3ndmlb2aIJNO08DdEKY15EPeZ5DBoAmrR5Qsr5TYc/VpG7Vg8O+LV5YzIEZ5Ws/mfSmIjknzu9PaLCjTgQ5xaPH4GbV+S5Cc244ju/9v9Z4ubA9nhGbPal5O7pd1tN2a6gwKmkBC6b45sQCHsz8Esy8+09syNkxtoHqWtJxTIUQ4ndy8FFB0+XjWiohdrzKyyWbAa0EAlbitT5qw8oEoA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(186003)(26005)(1076003)(2616005)(8936002)(2906002)(6506007)(52116002)(6666004)(7416002)(6512007)(5660300002)(86362001)(38100700002)(38350700002)(83380400001)(66476007)(316002)(4326008)(508600001)(8676002)(6486002)(66946007)(66556008);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?HozXhIxnPvU+vvdjqnDxn0xt8KJtYFNfCXRa6ZhrqzdK60UwPgcnN1dFU8vB?= =?us-ascii?Q?yhX0JNbGWQ26Y1A+DfvbRfV2MWr+ocSSa23kyK5yX+9t/Z+FW7rv4PBTnpkL?= =?us-ascii?Q?7WDjase/9WQScD0pAbD3U5TLvYPVle35fRjMQiNgjH+PxHBangORzvHipi0F?= =?us-ascii?Q?AxS0jwWVaQaNlLMQjLFbnbENX98ryXmU/Efy0PLsOkTzPWHUHtEnSmQokK6o?= =?us-ascii?Q?9k4F3DzHhjh2OGhZZj6BINDbcl5T9GV9NWbgnP9bXeF4nRjCnQir7xt+cjx8?= =?us-ascii?Q?hvfCsZRvVhZKVkKx9+bgpIPXo/kC/0Yk9atNIrjOFyLdnHDvKyLigcfrgs4q?= =?us-ascii?Q?XMT4kVipbrOdNWxyzvFQrVsj/NvwX2kBcn8kjjvNAA2vNeTuX+wiFTs6wcav?= =?us-ascii?Q?JUic06ANXrVfnW9U6HvAhE8hifg8LScD59KFcBg3ILGF97i2vVwB0FDMo6CO?= =?us-ascii?Q?8eJiTHfqF1jwPW9BlmAdpP38gHXLTokLUOXOQFwMOJP25z5w5XYXCvjqvxav?= =?us-ascii?Q?vuvaREf3Psyu4oZKLZz2lbaEk5cDDjmOesvIkUmoI/ug1c/QKlP400oJAqPi?= =?us-ascii?Q?o242y2Ak9PXQO3NzqKgSWt7BbsQ7LXLZWDuFYVjk0fIJQGYqbQJabxuMIN9R?= =?us-ascii?Q?HvYGh+jo/FKsME0ZmoXpcb12NA/jrma7w2fQkY7N6CXn10Bahgz8p05JGGwJ?= =?us-ascii?Q?cUfdVuC0X7/0QiPzrwwak1tevhIo7RuRFudanAwergCnkALAbA6Gis7aZtG9?= =?us-ascii?Q?h6AuEoIenrT3NjtnH6sC8rsN6Uh0fFOOYbIEduvDUqubFlO/TCACXbbBR7MZ?= =?us-ascii?Q?FDQU4T/4UGwOOfITRSi8oWGKYv3Ofz9z5GBpKc55KX/DuAa9Ppv8SIVj51s0?= =?us-ascii?Q?gyIGvxaSQ2OUrNCQkpCYcG3oT6a7rzH96Jj7Y4q4GiN4BZqcVyRRCNTMBHAy?= =?us-ascii?Q?mqY0jxtAaikVw3qI6qUrTGyvuNt5NH+OFW0oyuQtREgzNvDgeXIJ3R6OymPn?= =?us-ascii?Q?/lJu7tTIh0VYnn7ltC3adstx5rgRw3LI4SjO0lMiUho1nEIzX3qjcF00GDl+?= =?us-ascii?Q?S3gGnkySWer487Bxfzq/bs0oxAlT+cNTuESM22xRoDAU+VPCjd8SU9qFYRlg?= =?us-ascii?Q?3oYEQARTGZV8PUMw7+fjdG19pKlhaB6BZy5p1ATzqeJMDkiJNcWgtYQzhe1i?= =?us-ascii?Q?CNOJAETUFoYChUs67xVydT6tlSZYagVo34DrSDtXmJezvPF/G9RY+Uvo6NMg?= =?us-ascii?Q?jBNzF8qmzjq1XveIMaYTVkWEq3HVz8VlbLyQM7QbDKPcqdAZPHHqqnfPBBsO?= =?us-ascii?Q?+LlOGbC7dJWNJjdQhSBPkmMH//crMZCE4RDc8j/q5QZg8XosbEHNWywD2Q6o?= =?us-ascii?Q?Y2SFvA+Ioge3oBNW07lENUW1/gJPgIb2Kr5zZkYy617oo2NMMHkDR2qYNXRC?= =?us-ascii?Q?dosb/hW9wN9bHuj6LQjqHE1kcdrZh3FBXkyA6ZNlqYlxd0sGqX2PM8tZDMF+?= =?us-ascii?Q?jijIvEwQfxvLdr6qTQi5apgV7vc7qPmoOOCUvOo1uC+/0qONr3Y5oVjaABUJ?= =?us-ascii?Q?EHSvG1qo0VmkltK2NqOkNNdDMy261Qr3qUGnHouaihJw/8OwP/nWMWfoTlxT?= =?us-ascii?Q?SXSP7SHv/mIBzWggTKUM5HA=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a2da4189-5a0a-4c79-b031-08d9f669d585 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 01:14:26.5662 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: wb96ml5lYN6gNmb3hVTfX5w2gcfwdOZY90tLj/oeGvSTvBG0Gz9XR2eCsgDc/Kri9nicgrqUNPAPVYr8x2ISSQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8533 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add i.MX93 clock definition Signed-off-by: Peng Fan --- include/dt-bindings/clock/imx93-clock.h | 200 ++++++++++++++++++++++++ 1 file changed, 200 insertions(+) create mode 100644 include/dt-bindings/clock/imx93-clock.h diff --git a/include/dt-bindings/clock/imx93-clock.h b/include/dt-bindings/= clock/imx93-clock.h new file mode 100644 index 000000000000..416e6fd7856d --- /dev/null +++ b/include/dt-bindings/clock/imx93-clock.h @@ -0,0 +1,200 @@ +/* SPDX-License-Identifier: GPL-2.0+ OR MIT */ +/* + * Copyright 2021 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX93_CLK_H +#define __DT_BINDINGS_CLOCK_IMX93_CLK_H + +#define IMX93_CLK_DUMMY 0 +#define IMX93_CLK_24M 1 +#define IMX93_CLK_EXT1 2 +#define IMX93_CLK_SYS_PLL_PFD0 3 +#define IMX93_CLK_SYS_PLL_PFD0_DIV2 4 +#define IMX93_CLK_SYS_PLL_PFD1 5 +#define IMX93_CLK_SYS_PLL_PFD1_DIV2 6 +#define IMX93_CLK_SYS_PLL_PFD2 7 +#define IMX93_CLK_SYS_PLL_PFD2_DIV2 8 +#define IMX93_CLK_AUDIO_PLL 9 +#define IMX93_CLK_VIDEO_PLL 10 +#define IMX93_CLK_A55_PERIPH 11 +#define IMX93_CLK_A55_MTR_BUS 12 +#define IMX93_CLK_A55 13 +#define IMX93_CLK_M33 14 +#define IMX93_CLK_BUS_WAKEUP 15 +#define IMX93_CLK_BUS_AON 16 +#define IMX93_CLK_WAKEUP_AXI 17 +#define IMX93_CLK_SWO_TRACE 18 +#define IMX93_CLK_M33_SYSTICK 19 +#define IMX93_CLK_FLEXIO1 20 +#define IMX93_CLK_FLEXIO2 21 +#define IMX93_CLK_LPIT1 22 +#define IMX93_CLK_LPIT2 23 +#define IMX93_CLK_LPTMR1 24 +#define IMX93_CLK_LPTMR2 25 +#define IMX93_CLK_TPM1 26 +#define IMX93_CLK_TPM2 27 +#define IMX93_CLK_TPM3 28 +#define IMX93_CLK_TPM4 29 +#define IMX93_CLK_TPM5 30 +#define IMX93_CLK_TPM6 31 +#define IMX93_CLK_FLEXSPI1 32 +#define IMX93_CLK_CAN1 33 +#define IMX93_CLK_CAN2 34 +#define IMX93_CLK_LPUART1 35 +#define IMX93_CLK_LPUART2 36 +#define IMX93_CLK_LPUART3 37 +#define IMX93_CLK_LPUART4 38 +#define IMX93_CLK_LPUART5 39 +#define IMX93_CLK_LPUART6 40 +#define IMX93_CLK_LPUART7 41 +#define IMX93_CLK_LPUART8 42 +#define IMX93_CLK_LPI2C1 43 +#define IMX93_CLK_LPI2C2 44 +#define IMX93_CLK_LPI2C3 45 +#define IMX93_CLK_LPI2C4 46 +#define IMX93_CLK_LPI2C5 47 +#define IMX93_CLK_LPI2C6 48 +#define IMX93_CLK_LPI2C7 49 +#define IMX93_CLK_LPI2C8 50 +#define IMX93_CLK_LPSPI1 51 +#define IMX93_CLK_LPSPI2 52 +#define IMX93_CLK_LPSPI3 53 +#define IMX93_CLK_LPSPI4 54 +#define IMX93_CLK_LPSPI5 55 +#define IMX93_CLK_LPSPI6 56 +#define IMX93_CLK_LPSPI7 57 +#define IMX93_CLK_LPSPI8 58 +#define IMX93_CLK_I3C1 59 +#define IMX93_CLK_I3C2 60 +#define IMX93_CLK_USDHC1 61 +#define IMX93_CLK_USDHC2 62 +#define IMX93_CLK_USDHC3 63 +#define IMX93_CLK_SAI1 64 +#define IMX93_CLK_SAI2 65 +#define IMX93_CLK_SAI3 66 +#define IMX93_CLK_CCM_CKO1 67 +#define IMX93_CLK_CCM_CKO2 68 +#define IMX93_CLK_CCM_CKO3 69 +#define IMX93_CLK_CCM_CKO4 70 +#define IMX93_CLK_HSIO 71 +#define IMX93_CLK_HSIO_USB_TEST_60M 72 +#define IMX93_CLK_HSIO_ACSCAN_80M 73 +#define IMX93_CLK_HSIO_ACSCAN_480M 74 +#define IMX93_CLK_ML_APB 75 +#define IMX93_CLK_ML 76 +#define IMX93_CLK_MEDIA_AXI 77 +#define IMX93_CLK_MEDIA_APB 78 +#define IMX93_CLK_MEDIA_LDB 79 +#define IMX93_CLK_MEDIA_DISP_PIX 80 +#define IMX93_CLK_CAM_PIX 81 +#define IMX93_CLK_MIPI_TEST_BYTE 82 +#define IMX93_CLK_MIPI_PHY_CFG 83 +#define IMX93_CLK_ADC 84 +#define IMX93_CLK_PDM 85 +#define IMX93_CLK_TSTMR1 86 +#define IMX93_CLK_TSTMR2 87 +#define IMX93_CLK_MQS1 88 +#define IMX93_CLK_MQS2 89 +#define IMX93_CLK_AUDIO_XCVR 90 +#define IMX93_CLK_SPDIF 91 +#define IMX93_CLK_ENET 92 +#define IMX93_CLK_ENET_TIMER1 93 +#define IMX93_CLK_ENET_TIMER2 94 +#define IMX93_CLK_ENET_REF 95 +#define IMX93_CLK_ENET_REF_PHY 96 +#define IMX93_CLK_I3C1_SLOW 97 +#define IMX93_CLK_I3C2_SLOW 98 +#define IMX93_CLK_USB_PHY_BURUNIN 99 +#define IMX93_CLK_PAL_CAME_SCAN 100 +#define IMX93_CLK_A55_GATE 101 +#define IMX93_CLK_CM33_GATE 102 +#define IMX93_CLK_ADC1_GATE 103 +#define IMX93_CLK_WDOG1_GATE 104 +#define IMX93_CLK_WDOG2_GATE 105 +#define IMX93_CLK_WDOG3_GATE 106 +#define IMX93_CLK_WDOG4_GATE 107 +#define IMX93_CLK_WDOG5_GATE 108 +#define IMX93_CLK_SEMA1_GATE 109 +#define IMX93_CLK_SEMA2_GATE 110 +#define IMX93_CLK_MU_A_GATE 111 +#define IMX93_CLK_MU_B_GATE 112 +#define IMX93_CLK_EDMA1_GATE 113 +#define IMX93_CLK_EDMA2_GATE 114 +#define IMX93_CLK_FLEXSPI1_GATE 115 +#define IMX93_CLK_GPIO1_GATE 116 +#define IMX93_CLK_GPIO2_GATE 117 +#define IMX93_CLK_GPIO3_GATE 118 +#define IMX93_CLK_GPIO4_GATE 119 +#define IMX93_CLK_FLEXIO1_GATE 120 +#define IMX93_CLK_FLEXIO2_GATE 121 +#define IMX93_CLK_LPIT1_GATE 122 +#define IMX93_CLK_LPIT2_GATE 123 +#define IMX93_CLK_LPTMR1_GATE 124 +#define IMX93_CLK_LPTMR2_GATE 125 +#define IMX93_CLK_TPM1_GATE 126 +#define IMX93_CLK_TPM2_GATE 127 +#define IMX93_CLK_TPM3_GATE 128 +#define IMX93_CLK_TPM4_GATE 129 +#define IMX93_CLK_TPM5_GATE 130 +#define IMX93_CLK_TPM6_GATE 131 +#define IMX93_CLK_CAN1_GATE 132 +#define IMX93_CLK_CAN2_GATE 133 +#define IMX93_CLK_LPUART1_GATE 134 +#define IMX93_CLK_LPUART2_GATE 135 +#define IMX93_CLK_LPUART3_GATE 136 +#define IMX93_CLK_LPUART4_GATE 137 +#define IMX93_CLK_LPUART5_GATE 138 +#define IMX93_CLK_LPUART6_GATE 139 +#define IMX93_CLK_LPUART7_GATE 140 +#define IMX93_CLK_LPUART8_GATE 141 +#define IMX93_CLK_LPI2C1_GATE 142 +#define IMX93_CLK_LPI2C2_GATE 143 +#define IMX93_CLK_LPI2C3_GATE 144 +#define IMX93_CLK_LPI2C4_GATE 145 +#define IMX93_CLK_LPI2C5_GATE 146 +#define IMX93_CLK_LPI2C6_GATE 147 +#define IMX93_CLK_LPI2C7_GATE 148 +#define IMX93_CLK_LPI2C8_GATE 149 +#define IMX93_CLK_LPSPI1_GATE 150 +#define IMX93_CLK_LPSPI2_GATE 151 +#define IMX93_CLK_LPSPI3_GATE 152 +#define IMX93_CLK_LPSPI4_GATE 153 +#define IMX93_CLK_LPSPI5_GATE 154 +#define IMX93_CLK_LPSPI6_GATE 155 +#define IMX93_CLK_LPSPI7_GATE 156 +#define IMX93_CLK_LPSPI8_GATE 157 +#define IMX93_CLK_I3C1_GATE 158 +#define IMX93_CLK_I3C2_GATE 159 +#define IMX93_CLK_USDHC1_GATE 160 +#define IMX93_CLK_USDHC2_GATE 161 +#define IMX93_CLK_USDHC3_GATE 162 +#define IMX93_CLK_SAI1_GATE 163 +#define IMX93_CLK_SAI2_GATE 164 +#define IMX93_CLK_SAI3_GATE 165 +#define IMX93_CLK_MIPI_CSI_GATE 166 +#define IMX93_CLK_MIPI_DSI_GATE 167 +#define IMX93_CLK_LVDS_GATE 168 +#define IMX93_CLK_LCDIF_GATE 169 +#define IMX93_CLK_PXP_GATE 170 +#define IMX93_CLK_ISI_GATE 171 +#define IMX93_CLK_NIC_MEDIA_GATE 172 +#define IMX93_CLK_USB_CONTROLLER_GATE 173 +#define IMX93_CLK_USB_TEST_60M_GATE 174 +#define IMX93_CLK_HSIO_TROUT_24M_GATE 175 +#define IMX93_CLK_PDM_GATE 176 +#define IMX93_CLK_MQS1_GATE 177 +#define IMX93_CLK_MQS2_GATE 178 +#define IMX93_CLK_AUD_XCVR_GATE 179 +#define IMX93_CLK_SPDIF_GATE 180 +#define IMX93_CLK_HSIO_32K_GATE 181 +#define IMX93_CLK_ENET1_GATE 182 +#define IMX93_CLK_ENET_QOS_GATE 183 +#define IMX93_CLK_SYS_CNT_GATE 184 +#define IMX93_CLK_TSTMR1_GATE 185 +#define IMX93_CLK_TSTMR2_GATE 186 +#define IMX93_CLK_TMC_GATE 187 +#define IMX93_CLK_PMRO_GATE 188 +#define IMX93_CLK_32K 189 +#define IMX93_CLK_END 190 +#endif --=20 2.25.1 From nobody Fri Jun 26 14:00:47 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 33271C433F5 for ; Wed, 23 Feb 2022 01:14:41 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236553AbiBWBPF (ORCPT ); Tue, 22 Feb 2022 20:15:05 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46862 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236348AbiBWBPB (ORCPT ); Tue, 22 Feb 2022 20:15:01 -0500 Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2044.outbound.protection.outlook.com [40.107.21.44]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 88DF237BD7; Tue, 22 Feb 2022 17:14:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DfJLSxY/b/q42grkWCs5lRb4gxH475BLXjzlEExFklSkZsogLFiHH0OYVD3cpQedFAcPLnjjecP7cEqm6dBl1Ihlh9f4fne8RnXY0nPS4F3ZHC1YO1ccVs9G7keW3zz8HdVTgnAtR+KI+/bfNMYLxbwrTK2rYQzxKTlBf8yRvkCZ/kTa+mnfLotER6Fo3Y0+0hN15+Ft8JZd0NMBULQSY/6ylmnnVMcyiTaL6RWYko3s0ftX/tIb48RrvxSbxQhnWBmFVqgLIiRKlBYY/Atpx3ElB0OZDPM5sgA5+MTT8dCdV3JvtJzccnMFnmOWJu1vb6XJghUne95yQr2BuLLINw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wBo6xUQstTajzmmzasfrW8BSwcQhXzhAHn0emp2VY/I=; b=JfZv1Q0Ig7rx97TE1v/Ie+4W3Ee9rK3XIiKeGDc5F8M9tjH7uk9+HMkVtyuJMcJpKZHQQaMa5gQPjwDB3pXvQdZr+hG8B5pOTIdOhp8ETZvFe1M61uK2RwMnwckXTiGgXlCdo4ToJKHuJcoaKGolQnaYTpz3Jhjq2XvIhIWs9Dw0Z8yrmwN5UQiAlYi0QKoZFS1a2G/qwAG4dkkrI59fYurUnC2kvlCi8xJ74zuPG4Z6coMsMWzTOS1juUlWr/hSKjaK9Dywx59vw58Unp5NnlG4qhFAegnBrEgNeufAADu7zMbIOzo33IVkuIycjNg/WheJzMIP9hhCS9pZHq0Oew== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wBo6xUQstTajzmmzasfrW8BSwcQhXzhAHn0emp2VY/I=; b=O0Gl6Lnav/FROnNN7Cb/gP+oamTqF8g1cIf0o4zGoVMLRqv7Ut6ZdsjI2u3TSqDr2eVJzqYVsLHPm/HCPIpNqwWEZmYR1FoDhRwAIQ6Q9FcPS95Q/6tkIjxf9zi2rsHnWDPJeYED+5lJKnC/sqaDmgmquf7j6XLHKBNMBll7CiM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by DU2PR04MB8533.eurprd04.prod.outlook.com (2603:10a6:10:2d4::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.27; Wed, 23 Feb 2022 01:14:30 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 01:14:30 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V2 3/5] clk: imx: add i.MX93 composite clk Date: Wed, 23 Feb 2022 09:16:04 +0800 Message-Id: <20220223011606.3282165-4-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223011606.3282165-1-peng.fan@oss.nxp.com> References: <20220223011606.3282165-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR02CA0002.apcprd02.prod.outlook.com (2603:1096:3:17::14) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 28fd7a29-02f6-4cb7-e97d-08d9f669d7eb X-MS-TrafficTypeDiagnostic: DU2PR04MB8533:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Qc4k8ymI1a7gpuPt8qHMASb0P8+4l2rJbT4dfbocOR10e+xq65XBE0tys2sjCr6u8uFxJqf36jHqq+otaiJFst7FVenYOlcDLL/uY9dxxQ9zsgnqRMUhp/p79CxBVcMPuG7y5i529hEKww0p5EY50mHUjovnm6UeoteHI+p8apQ3icIxq8DiaYifSCgeQxr1z2jVE9yva3/k7GHR85XNCGb3GWmtnrwPgiWVYadXdO/iBjHhIQWlOmRzErcCfkix3VcDUjQQgBBbPln90xSqd/ZRj/jp523gXcbdgju5W76ohorPQ6dcMqt65MpEPiEJWT6hpyLdhlXbNql0KQu8rbP6eEZpiaT15wKtmJluvInvspVaiJoJu8ct0UI09VY1y21kCP0nnyOkbHiZGAAQGgVBIfD5PUQrLG/nIi9XxuwdcvvbnHRnbegngX14zTJu1CC4iY+NQ60n2t1cAbRSoFHmPLdHZgY8LKW5RLxd1JcO3IF2VzRFMg088v4PK4DSal/jblC+y6lYASmOTxsQmv/iKa8EmYNiHMtK8CfaxK3HxsG3N5V2j4t3/KHSv86dekFJ9ajab/YSp5u4Sw1llQBWX1pCiH8b+3Jpbsy3uqYvw984iD+qxWb3DThjLshQGuf9lRTA09LpcTdHqteE2kncbTBLudzi6yaLtGzibSfHTubjRMNxYIw3hqV0bnawm407evHaVlB4Y77EdfobNg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(186003)(26005)(1076003)(2616005)(8936002)(2906002)(6506007)(52116002)(6666004)(7416002)(6512007)(5660300002)(86362001)(38100700002)(38350700002)(83380400001)(66476007)(316002)(4326008)(508600001)(8676002)(6486002)(66946007)(66556008);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?tzpf2THj4MOzjxGIGnXU9TtgRpByrelVGFqRL8PiaWkSkSpJ6y6ijHXsI3Q4?= =?us-ascii?Q?2zObCz9gtf/ZSV1IxYvEVMx7uyWerOyrvfGMFYrhQH9CPEElX9P3FXNn/tpp?= =?us-ascii?Q?LD/2dDQxRwMsmdFT3RWqwQl6xBjoEg5awfCEW2yEAkQ0t87t1xc7oynAqOrP?= =?us-ascii?Q?Ml7D4nqJDpEANl/YrEitLoowfMAkRMPb3v+Qwg2Km/pzXm+T+BTZDy90Kw3c?= =?us-ascii?Q?fJ80+orgDzUMBLsRgaZaxt6OwcOxM6Idpm8EijH4nuxY7p6Rp5U/liZxs2WA?= =?us-ascii?Q?UWFld/Eg9QNSgQBmUGDdd5BBzrxdutje2Bluzt5MF5QStN9Xx6QgmBWkA/7V?= =?us-ascii?Q?QfA0lDz2XIVYm7tr1ABX1Z5vKM9shCUpi5RRC7z4UiW0TM1vUng+7xP10qr4?= =?us-ascii?Q?/N4t2nzJ1gGaWa2JPdpMb+0GE8FjVDf7Wb6GC/NE4fVM5lCnadtFJDq/wFdj?= =?us-ascii?Q?JF4IYQqyb5bjzQOpN3bVitlQklcmG6Vm/q3EJhADky6hyRhuv5mGCIItFi6o?= =?us-ascii?Q?rU9kVv9ovmNkRfsWBx/s7admqmKE6L8ESmce9YVal6QWU/9zx7YelGbXlwi6?= =?us-ascii?Q?Wo2feHmpMKwNqPWppPH9Ls7DILRE2UJ2Bt2z/s3w9YrCR66/8So2253Gr8QW?= =?us-ascii?Q?2zx6PCNjyAhwZgVGfXoLXun4kjVwfOiSF0RscWyVEtQA9jfse3Gzuf+jPkKf?= =?us-ascii?Q?QbvT0/kLenCNqtuaHCqRqADL6FI9auJi35ZCd7R7QW/vqTdXln/zPMNOmNR3?= =?us-ascii?Q?iA99dJfiHB2Z22UN362CzXcPsmyyNDAtTiSzW8V2fO+xcMwQ5asPKHfcMXRn?= =?us-ascii?Q?El0x+UNKp3jS5X4uAUSp/1ecLbDcHEbBmYbbNkQeuWJgXU4VzPqZYjj0v9f5?= =?us-ascii?Q?xgkhctTopdA3VvHfF3QjBGrnGa+cPeh/Xnaq+lbF+HqALt5bnsh1x+67fZ/j?= =?us-ascii?Q?orL1A5e9l5i8kpndF9KWBv+/nH3lXcnKucDFy/WpwnXxttC6zP8V8Nl7E57D?= =?us-ascii?Q?y3oj/J4vG2E1D1ah7gVU2Ee+vDBfjZIL6K848itoDebxr5JsV3qHRgVQyn4L?= =?us-ascii?Q?NUlL7wE16UZD50CvNONl9BYX+ozzgnQCJ/fUiVzWpq2LauqtkWKomPX4d9UL?= =?us-ascii?Q?wSNZ2lMK+/77pNYl2M5op9F6H7DLsPDSrBKP8UuDl893fOulvZxObWzV8qqX?= =?us-ascii?Q?NvD1Iw14uIaUkznwpykjI2dyR1NClefmROAMqbORV09BaQhou+wMP6M/QgLO?= =?us-ascii?Q?aB6tEiTGQcueik1YQ8NYT8AHPF1AbKxv4rUNhP6GZ6rQia4u0tFwyhiT/Pi9?= =?us-ascii?Q?HJZxptS6qCxc55w7G/L4MuH9lms23fodVNq69J+qvi0H3pu+RXTh2oVUoDbx?= =?us-ascii?Q?oPZAeI8JukyKSxOfH6qvcDuwdFB2/1kkNShMF9z01VmW2lzaSwF1CkB4sfAT?= =?us-ascii?Q?xHuMZSjN01c4CzwWBhEk5ZIsMgJykLuXRk0MIJWVPrJeLoYRmrWL8WGx0+Ln?= =?us-ascii?Q?vErHFdd8bUPVNvsMlbDvmbwt//xYc8FRlDXHl2wBW9FTPoA5a7eIGc8+DkKD?= =?us-ascii?Q?OQxJ8gBzxk6pOaB0+jKretnokebne+NZJPJHn/Bfv8W86CUlfzvJ0vE5yTAp?= =?us-ascii?Q?hx6Zs5J3TFoZTGJlMWTZZtQ=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 28fd7a29-02f6-4cb7-e97d-08d9f669d7eb X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 01:14:30.6072 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Jla4B04xF5jDt50DHKr5kwxXW1nD6TzzUaY6uS2HUliMwEDF9NL2xO9ex35wtHYvfTlJX0J+MmO+BhN7hJJ1Zg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8533 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan i.MX93 CCM ROOT clock has a mux, gate and divider in one register, here is to combine all these into one composite clk and simplify clk tree. i.MX93 CCM is a new IP compared with i.MX8M, so introduce a new file. Signed-off-by: Peng Fan --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-composite-93.c | 93 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 9 +++ 3 files changed, 103 insertions(+) create mode 100644 drivers/clk/imx/clk-composite-93.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index aa8f5204d7e1..36c04922d789 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -4,6 +4,7 @@ mxc-clk-objs +=3D clk.o mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o +mxc-clk-objs +=3D clk-composite-93.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-composite-93.c b/drivers/clk/imx/clk-compo= site-93.c new file mode 100644 index 000000000000..b44619aa5ca5 --- /dev/null +++ b/drivers/clk/imx/clk-composite-93.c @@ -0,0 +1,93 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2021 NXP + * + * Peng Fan + */ + +#include +#include +#include +#include +#include + +#include "clk.h" + +#define CCM_DIV_SHIFT 0 +#define CCM_DIV_WIDTH 8 +#define CCM_MUX_SHIFT 8 +#define CCM_MUX_MASK 3 +#define CCM_OFF_SHIFT 24 + +#define AUTHEN_OFFSET 0x30 +#define TZ_NS_SHIFT 9 +#define TZ_NS_MASK BIT(9) + +struct clk_hw *imx93_clk_composite_flags(const char *name, const char * co= nst *parent_names, + int num_parents, void __iomem *reg, + unsigned long flags) +{ + struct clk_hw *hw =3D ERR_PTR(-ENOMEM), *mux_hw; + struct clk_hw *div_hw, *gate_hw; + struct clk_divider *div =3D NULL; + struct clk_gate *gate =3D NULL; + struct clk_mux *mux =3D NULL; + bool clk_ro =3D false; + + mux =3D kzalloc(sizeof(*mux), GFP_KERNEL); + if (!mux) + goto fail; + + mux_hw =3D &mux->hw; + mux->reg =3D reg; + mux->shift =3D CCM_MUX_SHIFT; + mux->mask =3D CCM_MUX_MASK; + mux->lock =3D &imx_ccm_lock; + + div =3D kzalloc(sizeof(*div), GFP_KERNEL); + if (!div) + goto fail; + + div_hw =3D &div->hw; + div->reg =3D reg; + div->shift =3D CCM_DIV_SHIFT; + div->width =3D CCM_DIV_WIDTH; + div->lock =3D &imx_ccm_lock; + div->flags =3D CLK_DIVIDER_ROUND_CLOSEST; + + if (!(readl(reg + AUTHEN_OFFSET) & TZ_NS_MASK)) + clk_ro =3D true; + + if (clk_ro) { + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ro_ops, div_hw, + &clk_divider_ro_ops, NULL, NULL, flags); + } else { + gate =3D kzalloc(sizeof(*gate), GFP_KERNEL); + if (!gate) + goto fail; + + gate_hw =3D &gate->hw; + gate->reg =3D reg; + gate->bit_idx =3D CCM_OFF_SHIFT; + gate->lock =3D &imx_ccm_lock; + gate->flags =3D CLK_GATE_SET_TO_DISABLE; + + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ops, div_hw, + &clk_divider_ops, gate_hw, + &clk_gate_ops, flags | CLK_SET_RATE_NO_REPARENT); + } + + if (IS_ERR(hw)) + goto fail; + + return hw; + +fail: + kfree(gate); + kfree(div); + kfree(mux); + return ERR_CAST(hw); +} +EXPORT_SYMBOL_GPL(imx93_clk_composite_flags); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 7d220a01de1f..63eb7c53b123 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -419,6 +419,15 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *na= me, IMX_COMPOSITE_FW_MANAGED, \ IMX_COMPOSITE_CLK_FLAGS_CRITICAL_GET_RATE_NO_CACHE) =20 +struct clk_hw *imx93_clk_composite_flags(const char *name, + const char * const *parent_names, + int num_parents, + void __iomem *reg, + unsigned long flags); +#define imx93_clk_composite(name, parent_names, num_parents, reg) \ + imx93_clk_composite_flags(name, parent_names, num_parents, reg, \ + CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE) + struct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *paren= t_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, --=20 2.25.1 From nobody Fri Jun 26 14:00:47 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4565EC433F5 for ; Wed, 23 Feb 2022 01:14:47 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236561AbiBWBPM (ORCPT ); Tue, 22 Feb 2022 20:15:12 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47080 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236565AbiBWBPG (ORCPT ); Tue, 22 Feb 2022 20:15:06 -0500 Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30046.outbound.protection.outlook.com [40.107.3.46]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7DC1139B92; Tue, 22 Feb 2022 17:14:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KjXAPTEL5oHYDEL/T8ptU7tE9BLg0eZLlmlRSk+7YbFvpPGg/O+kwsnZrbF9Gtrz5JWNShdTM2NlgtxFlfoUKFxqY0s1J9n7bPX6+o3fqVCop7hiKTQcfD25VC5AE+Wsna4tnXs553qHz/5LJn06ydsWGxlCIWPncd2K0bjv2AR54DA4aN4bYiSkxxwW3iKVcanBqI7OrsBQBwLV7MKPraw7EeooIWuAtLhLoQrkS5Gp3DfrRuFuasEr7Ommgg6BSlRJIWp0tiOyw9AX1JKHvcq3OOLFSFtSpwFXhqxiUZ/aYC63AlWOLOB58ARmk9isLwd/55zmZWBHEaUGX3H4YQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=I6y8KZvIgHATGmIYBESOoyPwOXzllnjzAU06kYu0hNk=; b=N5YaQUH0od4gXUR0S2o6Ou/ip+CaIMMLGL0J+pZ0mj4/FMybS57H/oZqvtSbS6AM8cJI/ghuYepPvKAR/JCBnl4dJ5SyuLuoPdD/rdKM+z7pd8FSgyZ7C+6RY97weCJiluaTZpff3h+L3wnCytKtSTC13Idn7kpsW47y7nJuYNssg13QwIKEWhMcNBBGlvmlJKGyqEl/o4HfbJrECOFQHwGkfBIgT6n6ZH12ozXRXE/WtbJjE677vqoH7rgRO0yzC6kTDlALWrakDoxCzWqYdxtCHNAyeShGGubqTW7gdf7UdBtaqumCthFnBrEpa2mi2LLPVKEpYUJ/awN3RDGidg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=I6y8KZvIgHATGmIYBESOoyPwOXzllnjzAU06kYu0hNk=; b=MKYKBa9wQq5LFbELLVwoMOFkdsm5oRDs8wheha4mhvgx72J91OWCRcKrjr5v+88FWCFL3Q1A+3F5S2oPT7mm21sm8iEEwQrraQKMBitGEVSP8E++tnpjTcEqGhNhSLqeeY7n3MlDzT4Ycx2aCp9mv/VUNGQcOykAmbCm37a9YkM= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by DU2PR04MB8533.eurprd04.prod.outlook.com (2603:10a6:10:2d4::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.27; Wed, 23 Feb 2022 01:14:34 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 01:14:34 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V2 4/5] clk: imx: support fracn gppll Date: Wed, 23 Feb 2022 09:16:05 +0800 Message-Id: <20220223011606.3282165-5-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223011606.3282165-1-peng.fan@oss.nxp.com> References: <20220223011606.3282165-1-peng.fan@oss.nxp.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR02CA0002.apcprd02.prod.outlook.com (2603:1096:3:17::14) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3f1c5d1d-d657-475d-05c5-08d9f669da51 X-MS-TrafficTypeDiagnostic: DU2PR04MB8533:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: dfp/Zr8ew7zXTQbzP9cRsskGL1cCiZkl0xFAFBWODs3nqRf9xjGA0n8gLdVPSBg5qCDpK6X3Pc5lr+AiQAIJ+vOPxQrc3oCvYauIeTEZiye3YDWqEgtLajDjII6cNQSHuWUVHtXf2qrSS8wV5ydV3+rmrPtCDejnSWEAZWWq+o1zTfVms0YThw75pWAjvI4d57hmncB3DrFDIAN0DCRcdYhdPaaWp/jWNSBXxLjpPD3atNgrviduxBXsbIiG/qCSWNoNHJ6guBAeW4mAftNsN5x6q7cysYGlTq25PLlL7xDWs10N2lta7MxmpY52V7VGwVjj61e4VHv7b8YVPnyoWjf+T/loe7EPcLQY4ApOAENsbaZJxryIGHThMsjHNiOB8VV8jfNUVFkeqTQWlyRMbylVn55O3QMVqayy0qSt2lbYhHpfWCdO0Iam1/PNNzwC+McZlPGx0WB56nz9+2QEqqnX48rpmXYVhUWHSTa/3xcnhE4wVxLTQmFw1kCD5dwuemcil/A3E4knxAgpAOgf6dY2HjFWb8YcOLD/K+CYjfu+lpjRZ/7uribWXIMgf3b3BQ+jdJ8yQL3E4ECNSVr9jyixWQ858Lksw054NoPK3nO33QjoXhkFjR4vcEh3WlweRNjPEpRxPm/oYh5kUi7bDek7vAQCnp1JCp/ZFvgWOHXtMx3BhCfIQpohO781JyMtGpdkluB8wonzrcYiApgUYytpwPoAJGIpSPDETgC3bvjuY5aPRgJ6YHwAoVvgCIxsodfG+M9tGSeeN+tBDAVd6w== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(186003)(26005)(1076003)(2616005)(8936002)(2906002)(6506007)(52116002)(6666004)(7416002)(6512007)(5660300002)(86362001)(30864003)(38100700002)(38350700002)(83380400001)(66476007)(316002)(4326008)(508600001)(8676002)(6486002)(66946007)(66556008)(56820400005)(54580400013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?bE04Q251UjJPSVBxMjhMcDhWQlBoajZxSnM3b0NZa0JLTmQ0YTlMOVpQa2xS?= =?utf-8?B?MXhzNWlCTmw0U0YrbjdGbkZXTVNJOThNanFSL3pkVkJWeVMxTUZ6UWY4cTE5?= =?utf-8?B?dDNhdFB1Q3Bub29PV1NqczZ2L3NUY2ZxWnlic1N0Vy9JdG1SN2h0OEZWZm44?= =?utf-8?B?Z21BYkYwdDJPdUN1MjdmZ2E1VVBCK1NubVJRVGJYTkh4MU9oa21qODRiZlJs?= =?utf-8?B?NW9lREUvYjZOWVV4Y2c5cFZ5OUFSamZ6MTVvd09QN0VEaG5nR3hqakEwdWRK?= =?utf-8?B?dmpqekluM2hWWUpRUGNiWW5kVlBhUitQT0VabVVMMTZWL0J0K2pRK2g1ak9s?= =?utf-8?B?TnRveERrMXRWejgwWVEwZkNOSFpZc1FBU01mNi80Q3d2dVlkeWJpTGh2T3Zy?= =?utf-8?B?Njd2QURoL095bk1zZnNWS1J1SGFRZW1JbE9sK1BFOGlORE9VMlRIWHZTK1J5?= =?utf-8?B?Ly9Wam1GNVpUUzkycnVNK2dxOE0zcXorNy9rNk53N2MxZnRxTUsxQysxWGZi?= =?utf-8?B?NDNxbnlzbU5JN05lUkJQMXRqT3hGUTZack8xZ2JmZWdJUXZZVjNnektQS1Bl?= =?utf-8?B?WDluWG8xWTIrQi8yellGaEp0WDlhU3FTRFNNdmxFSlMxalRJWlNFZTlpYmNl?= =?utf-8?B?T2g0b0NNa1dKbzFMUmlpKzNpdkU3am5BaFhLVjU1aFN6YmNSb1ljK3pDZmIv?= =?utf-8?B?dDNRN0h4SWs4YnpUM250VTc5bWg2MmIyTXhMUnIzZi9LZGhJMEFyS3d5ZlFY?= =?utf-8?B?UFpBSklsS3NTVXBwTlZjN2EyTlZaaDBEU2F5cUZWTUtXbDh2OTVaUlhEQlAx?= =?utf-8?B?c2w0R2kvK0NWSGpPbjYzY0U1MGI2dmowd3RUTjhZMU9DQmpCbkpyZ05kamww?= =?utf-8?B?ZFRiVUVHTUxOa0tLSEJVYktWTFFWY3ZPSktjT1RGSUpBdWNxc0J0dXVPcjdD?= =?utf-8?B?WjR6RUIxRncxNzQ5bmUwSE5EOWw4b2JIWkRkeG53VzBQVzl5dy9ZcXRSQWc4?= =?utf-8?B?b3p2TTNxcXpLdlk3R2luK09YY3JRRVdkdGxDVE9WRUlHWEtkWG8weStESjc3?= =?utf-8?B?QVBqQXFJVU9MS3ordHZ2Q0hnNHNQWFJmbXZKbzNwWGQzSDErRGRMNnBkd25t?= =?utf-8?B?aEk0aVNrK2d2VkpvSWY2TjkyNUd5a1k1b0FZbHpDemRSZ2Yyc0JLUTVXRzhC?= =?utf-8?B?QmhLVnAvYUY5UDBydHZuNEkzVXRheUJjeXhyYXRqWFlBMDdWY0NGbzV5MVVF?= =?utf-8?B?S01tYzRGL0FSYXIvVFZwVGVhbFRFQ1g3MkJES0VnOWZhWlhmL2p3R1ByRHRh?= =?utf-8?B?SVRNdTdsSWhqa1RhK1NETENTaC81dXRTY2c4RFdFWHpqSkZwNGFVZGJzc296?= =?utf-8?B?QU9DQnZBT0k0YWpaQzRScHhXcWw3bG9SK0d5d1lQVUNMQ3VqTHdKNTJXQUVa?= =?utf-8?B?ZkM3SDRtcnErQi9WM2dTQzB0clJEYlVTZmhUZkltbVJleFZVY1dCTlp2dDRO?= =?utf-8?B?WlczSUVsOUZ2OW1BNUtUVStXcUhqL1BOdXZkcnNTS0RUa3VCcU14Wm13RjUx?= =?utf-8?B?VjNNTE1vRktrNld5eDh6ais3bHIzUW9nV1NBREp3cDQweHM5S2dqMDdLdGxo?= =?utf-8?B?Mm1DNXlBQnRLcFVTNmx1blVqYTBQVEtpeGc4aVFvVGM4Vno3UlhKRnpLdlRv?= =?utf-8?B?R2dyNTR2ZHNWd1lQT3Z1Z2kyTnhoVlR1bmxnbVhiYVlYVnRRVFdIQXdhY2d3?= =?utf-8?B?K1Yrczc4aUVSOVYrRVFjRS83MmQ0QVFjYlZZVUloams2aktIbEhOc2VzaTRv?= =?utf-8?B?UHV4WmpDOWNvbTF1emJqWFhKWmg1R0pFUmxvZDluTTBCNGtEbHpodW81Nm5N?= =?utf-8?B?bXUxQXZhVnRrQ3pIR3g0TlQ2U1FjUWNSTmdXTXlrWjR0RlpObWE0QmdCQ3Fh?= =?utf-8?B?bmNhckVGSU5VRXRDRzU4OWE4cFo1NWVFd0NaRWZMaGZPV0lXY00rMnVHT1Fj?= =?utf-8?B?a092cGFLVXFnSjVNQm9pcmpjQ1Z6N3ZVUHBuSGowekxZak5zNzhEMXhFMFNj?= =?utf-8?B?NnQvdFkxT1Q4VE9GSHIwcTNqOHpxV2loZ2oybW1KZ2tPNldPREZ4b3F3N3dC?= =?utf-8?B?TUZ0OWJ2Z2ZnWWRRY1p3YVVEd3BnRzN1YmhuaFNJZk91d2ZRV1FsUndueWhq?= =?utf-8?Q?POMPnMn/uYQtCnDMd8aMs48=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3f1c5d1d-d657-475d-05c5-08d9f669da51 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 01:14:34.6877 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: auu3iff1+eHKD3Fd3eU30H3JEDEnyIoyLThPXcFNHfGDo/4vWcNYFO8+xByRkkRFWGfUBOGOlTQpmEVDS9NxHA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8533 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Peng Fan This PLL module is a Fractional-N synthesizer, supporting 30-bit numerator and denominator. Numerator is a signed number. It has feature to adjust fractional portion of feedback divider dynamically. This fracn gppll is used in i.MX93. Signed-off-by: Peng Fan --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-fracn-gppll.c | 328 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 21 ++ 3 files changed, 350 insertions(+) create mode 100644 drivers/clk/imx/clk-fracn-gppll.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 36c04922d789..60c8a4bb7574 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -5,6 +5,7 @@ mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o mxc-clk-objs +=3D clk-composite-93.o +mxc-clk-objs +=3D clk-fracn-gppll.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-fracn-gppll.c b/drivers/clk/imx/clk-fracn-= gppll.c new file mode 100644 index 000000000000..6c9946a4bdb7 --- /dev/null +++ b/drivers/clk/imx/clk-fracn-gppll.c @@ -0,0 +1,328 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define PLL_CTRL 0x0 +#define CLKMUX_BYPASS BIT(2) +#define CLKMUX_EN BIT(1) +#define POWERUP_MASK BIT(0) + +#define PLL_ANA_PRG 0x10 +#define PLL_SPREAD_SPECTRUM 0x30 + +#define PLL_NUMERATOR 0x40 +#define PLL_MFN_MASK GENMASK(31, 2) +#define PLL_MFN_SHIFT 2 + +#define PLL_DENOMINATOR 0x50 +#define PLL_MFD_MASK GENMASK(29, 0) + +#define PLL_DIV 0x60 +#define PLL_MFI_MASK GENMASK(24, 16) +#define PLL_MFI_SHIFT 16 +#define PLL_RDIV_MASK GENMASK(15, 13) +#define PLL_RDIV_SHIFT 13 +#define PLL_ODIV_MASK GENMASK(7, 0) + +#define PLL_DFS_CTRL(x) (0x70 + (x) * 0x10) + +#define PLL_STATUS 0xF0 +#define LOCK_STATUS BIT(0) + +#define DFS_STATUS 0xF4 + +#define LOCK_TIMEOUT_US 200 + +#define PLL_FRACN_GP(_rate, _mfi, _mfn, _mfd, _rdiv, _odiv) \ + { \ + .rate =3D (_rate), \ + .mfi =3D (_mfi), \ + .mfn =3D (_mfn), \ + .mfd =3D (_mfd), \ + .rdiv =3D (_rdiv), \ + .odiv =3D (_odiv), \ + } + +struct clk_fracn_gppll { + struct clk_hw hw; + void __iomem *base; + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; +}; + +#define to_clk_fracn_gppll(_hw) container_of(_hw, struct clk_fracn_gppll, = hw) + +/* + * Fvco =3D =F0=9D=90=B9=F0=9D=91=9F=F0=9D=91=92=F0=9D=91=93=E2=88=99(=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=BC+=F0=9D=91=80=F0=9D=90=B9=F0=9D=91=81/=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=B7) + * Fout =3D Fvco / (rdiv * odiv) + */ +static const struct imx_fracn_gppll_rate_table fracn_tbl[] =3D { + PLL_FRACN_GP(650000000U, 81, 0, 0, 0, 3), + PLL_FRACN_GP(594000000U, 198, 0, 0, 0, 8), + PLL_FRACN_GP(560000000U, 70, 0, 0, 0, 3), + PLL_FRACN_GP(400000000U, 50, 0, 0, 0, 3), + PLL_FRACN_GP(393216000U, 81, 92, 100, 0, 5) +}; + +struct imx_fracn_gppll_clk imx_fracn_gppll =3D { + .rate_table =3D fracn_tbl, + .rate_count =3D ARRAY_SIZE(fracn_tbl), +}; +EXPORT_SYMBOL_GPL(imx_fracn_gppll); + +static const struct imx_fracn_gppll_rate_table * +imx_get_pll_settings(struct clk_fracn_gppll *pll, unsigned long rate) +{ + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + for (i =3D 0; i < pll->rate_count; i++) + if (rate =3D=3D rate_table[i].rate) + return &rate_table[i]; + + return NULL; +} + +static long clk_fracn_gppll_round_rate(struct clk_hw *hw, unsigned long ra= te, + unsigned long *prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + /* Assumming rate_table is in descending order */ + for (i =3D 0; i < pll->rate_count; i++) + if (rate >=3D rate_table[i].rate) + return rate_table[i].rate; + + if (i =3D=3D pll->rate_count) + pr_err("Not able to round rate for %s: %lu\n", clk_hw_get_name(hw), rate= ); + + /* return minimum supported value */ + return rate_table[i - 1].rate; +} + +static unsigned long clk_fracn_gppll_recalc_rate(struct clk_hw *hw, unsign= ed long parent_rate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + u32 pll_numerator, pll_denominator, pll_div; + u32 mfi, mfn, mfd, rdiv, odiv; + u64 fvco =3D parent_rate; + long rate =3D 0; + int i; + + pll_numerator =3D readl_relaxed(pll->base + PLL_NUMERATOR); + mfn =3D (pll_numerator & PLL_MFN_MASK) >> PLL_MFN_SHIFT; + + pll_denominator =3D readl_relaxed(pll->base + PLL_DENOMINATOR); + mfd =3D pll_denominator & PLL_MFD_MASK; + + pll_div =3D readl_relaxed(pll->base + PLL_DIV); + mfi =3D (pll_div & PLL_MFI_MASK) >> PLL_MFI_SHIFT; + + rdiv =3D (pll_div & PLL_RDIV_MASK) >> PLL_RDIV_SHIFT; + rdiv =3D rdiv + 1; + odiv =3D pll_div & PLL_ODIV_MASK; + switch (odiv) { + case 0: + odiv =3D 2; + break; + case 1: + odiv =3D 3; + break; + default: + break; + } + + /* + * Sometimes, the recalculated rate has deviation due to + * the frac part. So find the accurate pll rate from the table + * first, if no match rate in the table, use the rate calculated + * from the equation below. + */ + for (i =3D 0; i < pll->rate_count; i++) { + if (rate_table[i].mfn =3D=3D mfn && rate_table[i].mfi =3D=3D mfi && + rate_table[i].mfd =3D=3D mfd && rate_table[i].rdiv =3D=3D rdiv && + rate_table[i].odiv =3D=3D odiv) + rate =3D rate_table[i].rate; + } + + /* Fvco =3D =F0=9D=90=B9=F0=9D=91=9F=F0=9D=91=92=F0=9D=91=93=E2=88=99(=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=BC+=F0=9D=91=80=F0=9D=90=B9=F0=9D=91=81/=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=B7) */ + fvco =3D fvco * mfi + fvco * mfn / mfd; + + do_div(fvco, rdiv * odiv); + + return rate ? (unsigned long) rate : (unsigned long)fvco; +} + +static int clk_fracn_gppll_wait_lock(struct clk_fracn_gppll *pll) +{ + u32 val; + + return readl_poll_timeout(pll->base + PLL_STATUS, val, + val & LOCK_STATUS, 0, LOCK_TIMEOUT_US); +} + +static int clk_fracn_gppll_set_rate(struct clk_hw *hw, unsigned long drate, + unsigned long prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate; + u32 tmp, pll_div, ana_mfn; + int ret; + + rate =3D imx_get_pll_settings(pll, drate); + if (!rate) { + pr_err("%s: Invalid rate : %lu for pll clk %s\n", __func__, + drate, clk_hw_get_name(hw)); + return -EINVAL; + } + + /* Disable output */ + tmp =3D readl_relaxed(pll->base + PLL_CTRL); + tmp &=3D ~CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Power Down */ + tmp &=3D ~POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Disable BYPASS */ + tmp &=3D ~CLKMUX_BYPASS; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + pll_div =3D (rate->rdiv << PLL_RDIV_SHIFT) | rate->odiv | (rate->mfi << P= LL_MFI_SHIFT); + writel_relaxed(pll_div, pll->base + PLL_DIV); + writel_relaxed(rate->mfd, pll->base + PLL_DENOMINATOR); + writel_relaxed(rate->mfn << PLL_MFN_SHIFT, pll->base + PLL_NUMERATOR); + + /* Wait for 5us according to fracn mode pll doc */ + udelay(5); + + /* Enable Powerup */ + tmp |=3D POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Wait Lock*/ + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + /* Enable output */ + tmp |=3D CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + ana_mfn =3D (readl_relaxed(pll->base + PLL_STATUS) & PLL_MFN_MASK) >> PLL= _MFN_SHIFT; + + WARN(ana_mfn !=3D rate->mfn, "ana_mfn !=3D rate->mfn\n"); + + return 0; +} + +static int clk_fracn_gppll_prepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + int ret; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + if (val & POWERUP_MASK) + return 0; + + val |=3D CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D CLKMUX_EN; + writel_relaxed(val, pll->base + PLL_CTRL); + + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + val &=3D ~CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + return 0; +} + +static int clk_fracn_gppll_is_prepared(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + + return (val & POWERUP_MASK) ? 1 : 0; +} + +static void clk_fracn_gppll_unprepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + val &=3D ~POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); +} + +static const struct clk_ops clk_fracn_gppll_ops =3D { + .prepare =3D clk_fracn_gppll_prepare, + .unprepare =3D clk_fracn_gppll_unprepare, + .is_prepared =3D clk_fracn_gppll_is_prepared, + .recalc_rate =3D clk_fracn_gppll_recalc_rate, + .round_rate =3D clk_fracn_gppll_round_rate, + .set_rate =3D clk_fracn_gppll_set_rate, +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk) +{ + struct clk_fracn_gppll *pll; + struct clk_hw *hw; + struct clk_init_data init; + int ret; + u32 val; + + pll =3D kzalloc(sizeof(*pll), GFP_KERNEL); + if (!pll) + return ERR_PTR(-ENOMEM); + + init.name =3D name; + init.flags =3D pll_clk->flags; + init.parent_names =3D &parent_name; + init.num_parents =3D 1; + init.ops =3D &clk_fracn_gppll_ops; + + pll->base =3D base; + pll->hw.init =3D &init; + pll->rate_table =3D pll_clk->rate_table; + pll->rate_count =3D pll_clk->rate_count; + + hw =3D &pll->hw; + + ret =3D clk_hw_register(NULL, hw); + if (ret) { + pr_err("%s: failed to register pll %s %d\n", __func__, name, ret); + kfree(pll); + return ERR_PTR(ret); + } + + return hw; +} +EXPORT_SYMBOL_GPL(imx_clk_fracn_gppll); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 63eb7c53b123..a7cbbcd1a3f4 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -72,6 +72,27 @@ extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; =20 +/* NOTE: Rate table should be kept sorted in descending order. */ +struct imx_fracn_gppll_rate_table { + unsigned int rate; + unsigned int mfi; + unsigned int mfn; + unsigned int mfd; + unsigned int rdiv; + unsigned int odiv; +}; + +struct imx_fracn_gppll_clk { + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; + int flags; +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk); + +extern struct imx_fracn_gppll_clk imx_fracn_gppll; + #define imx_clk_cpu(name, parent_name, div, mux, pll, step) \ to_clk(imx_clk_hw_cpu(name, parent_name, div, mux, pll, step)) =20 --=20 2.25.1 From nobody Fri Jun 26 14:00:47 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CA9F5C433F5 for ; Wed, 23 Feb 2022 01:14:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236573AbiBWBPP (ORCPT ); Tue, 22 Feb 2022 20:15:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47076 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236570AbiBWBPJ (ORCPT ); Tue, 22 Feb 2022 20:15:09 -0500 Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30076.outbound.protection.outlook.com [40.107.3.76]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 07DF239BBB; Tue, 22 Feb 2022 17:14:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Yf442x89HcEkZt0dbb8A2j1e3BJ47LxC/ThyF6IEQagL6jwXhiSG5Fcu9xKaafJ6LtBYK6EJBVPSeDxz5N2gOg2GYt8GOXG9zUVO2BuY0tnWHxjgnPWk78CQYqq9O6Qm31tTftm/Qkrn9xmdH50xzP73B9OT1Yjc165WkvjJNjlGLjmMQTeCy5TSshw/8e6G37JlL2MCxLSVPJ/fPHABWra9sQKOFZlRSg2kDzimYQjZvTKN3NcggEJhGTtlsY8PWeP+m/kbQkakpfwjbwspPNGxAZLCqJYMdBi/Y+Svb8X1ReNUqCfoGhXPnnZ1rnwUuRqJFdD55qQqIHy5szvIqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ehdlAszU7ZClC0gLx67I9UW7PM8nybUoGVY0aIgdqZw=; b=mu+pQbNseOlWI7XJbJKj1eDe2cOFSGovlWBc4W0+VQNyFP7wiu2MvCT+CGT3DxQZG19/2VHMejosQayemwzesTcJWd5usRtwqVkcQiSsT+b2d2pwXWGI7BttifQ+8V5Xuveh6b5J8NkX9bRHh9NBPVs6QCpFoBo+v0Zz4d55CEqG00RpL7fWahtE39iWe/chheFXZU+qtLeBTEp3+kTzxTNPlC3bUi+izsieIKyixF9LCkBGbazyG+0CRCVLDiD+lHrkyZ1aEUuingGjxcVqR48O8A5RfkHHnQp4TvyegOnjHIVEjpe2aucv/+lusZEJt/hy7HEUbmB6Um7bB4aaPg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ehdlAszU7ZClC0gLx67I9UW7PM8nybUoGVY0aIgdqZw=; b=UPCCrjZZqk6XjeYOMUsym9egnazzyd/ElOyB7mUtH8SVNs1u2O8+9EN7at2lOFLfgipOsaky0QVt8pVzPjJlk6cVpNsk6gsHDkoWPSvaff4lKtf5fVdVEK9f0QCze/w6v0PlEI5+tOayqfBeMZK2fTQ15iMTdJHlToiQ7oZhpgI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by DU2PR04MB8533.eurprd04.prod.outlook.com (2603:10a6:10:2d4::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4995.27; Wed, 23 Feb 2022 01:14:38 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::552c:ed46:26dc:77cc%4]) with mapi id 15.20.4995.018; Wed, 23 Feb 2022 01:14:38 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH V2 5/5] clk: imx: add i.MX93 clk Date: Wed, 23 Feb 2022 09:16:06 +0800 Message-Id: <20220223011606.3282165-6-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220223011606.3282165-1-peng.fan@oss.nxp.com> References: <20220223011606.3282165-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SG2PR02CA0002.apcprd02.prod.outlook.com (2603:1096:3:17::14) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ff505869-d6b5-42f0-cbba-08d9f669dcc1 X-MS-TrafficTypeDiagnostic: DU2PR04MB8533:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: aOSeZn6fZfHn2zTdzDEhnOKu6UzmjBjvOOnhFOqsb441hUk8b/BSXXlCwoWL8Qxz0U+Eg9dMJ/kMDsu5lmkhbNfXJQ0md1F90lpXCWrf9IzPNH0s7gzLEPhqXCLx14e8vFMtpfZZkKKTArl89NsQF3yvHyvHse/YdmaNTNhOQ7VKtAGPh9UHDQEt2AYx0nj3wpO8ULjh1rgirf+wNaZDAvITS6mf1RsNF9hYRHJ0zfe95EGEc0C+DyC2f1lXBG9jjcqXAwzhxSgo+apuJUBd0TNVbSjlHkyo/NheycKdmPAGUixAg1s7Z71iVcn5/HOcwqzTJu5/1Gcg0XrzF3r0rj3AywTghqqAEHlEPq1CwNRpaja1cDHOga6duiN3+exufkKr/Jg3relr9xMhW1SeXy+PrX4+lFG5HoMgrVK+kWpEOctCHqdA4Dd5md+5sighNrBmzC8vUBZa5blLdV9CedhoYll/aDscph08xJ5TZGfaO/NOoLWpNtbT2uXr1G9DLqhtC4oNixKhUKcP3XNoqI3fxqlEXd7IhnqccaSFt3zaVCSa1TrV/3e5faIV30N57GBTMbx4U6+hKWzliC/AeGjGAzJIcImozylFfmOWJaMzBb34TyxQemksB7tOIjuyEaP6QuDLDpaUL5ZhZhLIlibtjJ138P2z8ZcqG7dAtN80E9qEsj2L1o1nlBBoOeZAe+2uxJXtF2dhVCTk3xV5Xg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(186003)(26005)(1076003)(2616005)(8936002)(2906002)(6506007)(52116002)(6666004)(7416002)(6512007)(5660300002)(86362001)(30864003)(38100700002)(38350700002)(83380400001)(66476007)(316002)(4326008)(508600001)(8676002)(6486002)(66946007)(66556008);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?jWOKwWvhK/zdYN1ly4lNEB+Y02rXK2xm7ur4coBWfJTjGFRoSOTLjIsBNXar?= =?us-ascii?Q?ZdExLCs1mUw7IZOZCNFHKdzM0f1w3RfkjU9jUtYQdN58jOpGMPcmScTcNGuv?= =?us-ascii?Q?sTurrcHtP8ywJVfHZBzUOgIcHboeABuSLlRmAs1WQ1gi2U6RTYsNK0uo54ZD?= =?us-ascii?Q?UxStiOr3MXF2KiKGrAG2HOhf9v/qQS1Z0KM/16cDoz+4h8+9lScJBXjPd1Nq?= =?us-ascii?Q?jzF/TTgOgVNfDtPwuqg3MlU9uwcKChzPr4097StGXn/60HddRyb/rLuHgTB9?= =?us-ascii?Q?S4uzN6fCFQ+xTfoBq4sX+OsqkwnXTOPiTJ2q3OWk5Tw9MFPWGuRQRNi/48c8?= =?us-ascii?Q?vf0A+j4ClhHdPFNzSMhYMncgvfhvSYc11o/nldrRj7kfrc1+yfLmyZlPX4cp?= =?us-ascii?Q?ZfbdZlggGKmazILS7ablAsvW0snYGylNZTENLaVlrk2ZTOXvePLcCuooQi2f?= =?us-ascii?Q?Fbr44qYkL9Uzh99OkZQa9ytH22hWfzh/dirVTwlycHELUXm0Zfl2i61l046l?= =?us-ascii?Q?PhsalnHfmAFhyRfNtWDl0/P0evWgBby1EoQuX6NvCIrxsRQUFd/Hm6T5Ufxp?= =?us-ascii?Q?2CaSCjqNjpVfuAR9TVNKUMD0IlcIU2f2Avu5GvzFo/iqFneIdIj8aNLGTKKI?= =?us-ascii?Q?6houqwXWXeYSKocg+sFBJIrodoNrf9aD1s8v8WVmDr4EH6j+M5ULIXhpBuvj?= =?us-ascii?Q?85DGF72dy/pvYLdO0PczFr1vRTehxJalx+qhE2TsqCiyhF8K5uoKjwnup0HH?= =?us-ascii?Q?1yhaObEpntRZ2UQQlckRFXmgJvhpq5+IAGpDRLOIYYx2kGBra5gkY2O64udL?= =?us-ascii?Q?0ClzoFPuo9YmHCBlanPWzzSPLHnE9l6NgGGQ4sCgkmR9Lscc61Wi8t8AKJmj?= =?us-ascii?Q?Q31hBttKpHLcBCSpeJ9svWDW2MdOF/PR/jmp6gMlBxYmqs/yd9gU4WSkN+1g?= =?us-ascii?Q?xDupQ8wI/DT/cHyDRD11ri8cQAm5XEqKHJ0zAYNXokFekF6iBjCY7SW3Kxx2?= =?us-ascii?Q?Fns9MkK5phEW0mb6Vv6uGV9RfolOYFT6vZwoXUb/xFTmnuyqviI7W6RGRDoh?= =?us-ascii?Q?uaMJ26Pw1beKZaLP68bnJ4/Df27oyaKJbqkIBhOniVKNcMgjz2FxomUq/zcM?= =?us-ascii?Q?vUjVuMx0Tj8a8b7LKznKcqBPc0cSLtjdxASXkTkYUxr46RcZxkUueRquD+SF?= =?us-ascii?Q?Nw1q2jymir8t2AyD/WAHKn9Pby9G+IRKsJCFnE46F/G2b2LrecnQ7JkZRXdv?= =?us-ascii?Q?jqLl+C40l81tZL1MvvG6arGP4aPCeOcF14PyPnQOz5hfZsSaSbz3BRO8WIGu?= =?us-ascii?Q?AXGOpSZQJZkcr3h/wlD7XbiyH+TIZ/Sxg7Z/zE4qbaHFW0bDTX/KCYN64as4?= =?us-ascii?Q?7rKMhAKOrRfQXz9SwRhqUjMce7NmNm6eKBsNfmLa4Uwa3K9tOQC1y1E1zzwM?= =?us-ascii?Q?68vmHSrUhm8BqkjS89PDGX34zIKbQctHrd4iJkqff16pVglr5v8Bb2H0aHMs?= =?us-ascii?Q?2SI1cdONChfXfepBfV7qed9oHybwNmVyHQCGcFVKdXAvAVPjlUu7rNYwZ1WW?= =?us-ascii?Q?k6i2Anmda+NzbDTcpxZ0di2h5V8+mQmPY/Etcy5GevNkP3qbaHnKr1IM+pe8?= =?us-ascii?Q?lVrGoL2UQcu2sHc4EdyUqEQ=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: ff505869-d6b5-42f0-cbba-08d9f669dcc1 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Feb 2022 01:14:38.7197 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: wc/RrvXgA6zDqUNYNnrdoT0RHpqqD7dbGiS09d31iakdFA4sIlJOJ8eBR1O+OFp5VR7DgHPNV75nxS3mvV+0AA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR04MB8533 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add i.MX93 clk driver. i.MX93 clk hardware design is different compared with i.MX8M. It supports 4 sources for each clk root and the sources are seperated into a few groups, low speed/fast io/audio and etc. Signed-off-by: Peng Fan Reported-by: kernel test robot --- drivers/clk/imx/Kconfig | 6 + drivers/clk/imx/Makefile | 2 + drivers/clk/imx/clk-imx93.c | 339 ++++++++++++++++++++++++++++++++++++ 3 files changed, 347 insertions(+) create mode 100644 drivers/clk/imx/clk-imx93.c diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index 45641b8bdc50..cc464a42d646 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -106,6 +106,12 @@ config CLK_IMX8ULP help Build the driver for i.MX8ULP CCM Clock Driver =20 +config CLK_IMX93 + tristate "IMX93 CCM Clock Driver" + depends on ARCH_MXC || COMPILE_TEST + help + Build the driver for i.MX93 CCM Clock Driver + config CLK_IMXRT1050 tristate "IMXRT1050 CCM Clock Driver" depends on SOC_IMXRT diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 60c8a4bb7574..88b9b9285d22 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -28,6 +28,8 @@ obj-$(CONFIG_CLK_IMX8MN) +=3D clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) +=3D clk-imx8mp.o obj-$(CONFIG_CLK_IMX8MQ) +=3D clk-imx8mq.o =20 +obj-$(CONFIG_CLK_IMX93) +=3D clk-imx93.o + obj-$(CONFIG_MXC_CLK_SCU) +=3D clk-imx-scu.o clk-imx-lpcg-scu.o clk-imx-scu-$(CONFIG_CLK_IMX8QXP) +=3D clk-scu.o clk-imx8qxp.o \ clk-imx8qxp-rsrc.o clk-imx8qm-rsrc.o \ diff --git a/drivers/clk/imx/clk-imx93.c b/drivers/clk/imx/clk-imx93.c new file mode 100644 index 000000000000..52b080649501 --- /dev/null +++ b/drivers/clk/imx/clk-imx93.c @@ -0,0 +1,339 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +enum clk_sel { + LOW_SPEED_IO_SEL, + NON_IO_SEL, + FAST_SEL, + AUDIO_SEL, + VIDEO_SEL, + TPM_SEL, + CKO1_SEL, + CKO2_SEL, + MISC_SEL, + MAX_SEL +}; + +static const char *parent_names[MAX_SEL][4] =3D { + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "video_pll"}, + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "sys_pll_pfd2_div2"= }, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "sys_pll_pfd2"}, + {"osc_24m", "audio_pll", "video_pll", "clk_ext1"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd0"}, + {"osc_24m", "sys_pll_pfd0", "audio_pll", "clk_ext1"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "audio_pll"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "video_pll"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd2"}, +}; + +struct imx93_clk_root { + u32 clk; + char *name; + u32 off; + enum clk_sel sel; + unsigned long flags; +} root_array[] =3D { + { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CL= K_IS_CRITICAL }, + { IMX93_CLK_A55, "a55_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL }, + { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL = }, + { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK= _IS_CRITICAL }, + { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_C= RITICAL }, + { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO1, "flexio1_root", 0x0500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO2, "flexio2_root", 0x0580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT1, "lpit1_root", 0x0600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT2, "lpit2_root", 0x0680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR1, "lptmr1_root", 0x0700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR2, "lptmr2_root", 0x0780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TPM1, "tpm1_root", 0x0800, TPM_SEL, }, + { IMX93_CLK_TPM2, "tpm2_root", 0x0880, TPM_SEL, }, + { IMX93_CLK_TPM3, "tpm3_root", 0x0900, TPM_SEL, }, + { IMX93_CLK_TPM4, "tpm4_root", 0x0980, TPM_SEL, }, + { IMX93_CLK_TPM5, "tpm5_root", 0x0a00, TPM_SEL, }, + { IMX93_CLK_TPM6, "tpm6_root", 0x0a80, TPM_SEL, }, + { IMX93_CLK_FLEXSPI1, "flexspi1_root", 0x0b00, FAST_SEL, }, + { IMX93_CLK_CAN1, "can1_root", 0x0b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_CAN2, "can2_root", 0x0c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART1, "lpuart1_root", 0x0c80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART2, "lpuart2_root", 0x0d00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART3, "lpuart3_root", 0x0d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART4, "lpuart4_root", 0x0e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART5, "lpuart5_root", 0x0e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART6, "lpuart6_root", 0x0f00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART7, "lpuart7_root", 0x0f80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART8, "lpuart8_root", 0x1000, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C1, "lpi2c1_root", 0x1080, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C2, "lpi2c2_root", 0x1100, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C3, "lpi2c3_root", 0x1180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C4, "lpi2c4_root", 0x1200, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C5, "lpi2c5_root", 0x1280, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C6, "lpi2c6_root", 0x1300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C7, "lpi2c7_root", 0x1380, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C8, "lpi2c8_root", 0x1400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI1, "lpspi1_root", 0x1480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI2, "lpspi2_root", 0x1500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI3, "lpspi3_root", 0x1580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI4, "lpspi4_root", 0x1600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI5, "lpspi5_root", 0x1680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI6, "lpspi6_root", 0x1700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI7, "lpspi7_root", 0x1780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI8, "lpspi8_root", 0x1800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C1, "i3c1_root", 0x1880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2, "i3c2_root", 0x1900, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USDHC1, "usdhc1_root", 0x1980, FAST_SEL, }, + { IMX93_CLK_USDHC2, "usdhc2_root", 0x1a00, FAST_SEL, }, + { IMX93_CLK_USDHC3, "usdhc3_root", 0x1a80, FAST_SEL, }, + { IMX93_CLK_SAI1, "sai1_root", 0x1b00, AUDIO_SEL, }, + { IMX93_CLK_SAI2, "sai2_root", 0x1b80, AUDIO_SEL, }, + { IMX93_CLK_SAI3, "sai3_root", 0x1c00, AUDIO_SEL, }, + { IMX93_CLK_CCM_CKO1, "ccm_cko1_root", 0x1c80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO2, "ccm_cko2_root", 0x1d00, CKO2_SEL, }, + { IMX93_CLK_CCM_CKO3, "ccm_cko3_root", 0x1d80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO4, "ccm_cko4_root", 0x1e00, CKO2_SEL, }, + { IMX93_CLK_HSIO, "hsio_root", 0x1e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_HSIO_USB_TEST_60M, "hsio_usb_test_60m_root", 0x1f00, LOW_SPEE= D_IO_SEL, }, + { IMX93_CLK_HSIO_ACSCAN_80M, "hsio_acscan_80m_root", 0x1f80, LOW_SPEED_IO= _SEL, }, + { IMX93_CLK_HSIO_ACSCAN_480M, "hsio_acscan_480m_root", 0x2000, MISC_SEL, = }, + { IMX93_CLK_ML_APB, "ml_apb_root", 0x2180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ML, "ml_root", 0x2200, FAST_SEL, }, + { IMX93_CLK_MEDIA_AXI, "media_axi_root", 0x2280, FAST_SEL, }, + { IMX93_CLK_MEDIA_APB, "media_apb_root", 0x2300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MEDIA_LDB, "media_ldb_root", 0x2380, VIDEO_SEL, }, + { IMX93_CLK_MEDIA_DISP_PIX, "media_disp_pix_root", 0x2400, VIDEO_SEL, }, + { IMX93_CLK_CAM_PIX, "cam_pix_root", 0x2480, VIDEO_SEL, }, + { IMX93_CLK_MIPI_TEST_BYTE, "mipi_test_byte_root", 0x2500, VIDEO_SEL, }, + { IMX93_CLK_MIPI_PHY_CFG, "mipi_phy_cfg_root", 0x2580, VIDEO_SEL, }, + { IMX93_CLK_ADC, "adc_root", 0x2700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PDM, "pdm_root", 0x2780, AUDIO_SEL, }, + { IMX93_CLK_TSTMR1, "tstmr1_root", 0x2800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TSTMR2, "tstmr2_root", 0x2880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MQS1, "mqs1_root", 0x2900, AUDIO_SEL, }, + { IMX93_CLK_MQS2, "mqs2_root", 0x2980, AUDIO_SEL, }, + { IMX93_CLK_AUDIO_XCVR, "audio_xcvr_root", 0x2a00, NON_IO_SEL, }, + { IMX93_CLK_SPDIF, "spdif_root", 0x2a80, AUDIO_SEL, }, + { IMX93_CLK_ENET, "enet_root", 0x2b00, NON_IO_SEL, }, + { IMX93_CLK_ENET_TIMER1, "enet_timer1_root", 0x2b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_TIMER2, "enet_timer2_root", 0x2c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_REF, "enet_ref_root", 0x2c80, NON_IO_SEL, }, + { IMX93_CLK_ENET_REF_PHY, "enet_ref_phy_root", 0x2d00, LOW_SPEED_IO_SEL, = }, + { IMX93_CLK_I3C1_SLOW, "i3c1_slow_root", 0x2d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2_SLOW, "i3c2_slow_root", 0x2e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USB_PHY_BURUNIN, "usb_phy_root", 0x2e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PAL_CAME_SCAN, "pal_came_scan_root", 0x2f00, MISC_SEL, } +}; + +struct imx93_clk_ccgr { + u32 clk; + char *name; + char *parent_name; + u32 off; + unsigned long flags; +} ccgr_array[] =3D { + { IMX93_CLK_A55_GATE, "a55", "a55_root", 0x8000, CLK_IS_CRITICAL }, + { IMX93_CLK_CM33_GATE, "cm33", "m33_root", 0x8040, CLK_IS_CRITICAL }, + { IMX93_CLK_ADC1_GATE, "adc1", "osc_24m", 0x82c0, }, + { IMX93_CLK_WDOG1_GATE, "wdog1", "osc_24m", 0x8300, }, + { IMX93_CLK_WDOG2_GATE, "wdog2", "osc_24m", 0x8340, }, + { IMX93_CLK_WDOG3_GATE, "wdog3", "osc_24m", 0x8380, }, + { IMX93_CLK_WDOG4_GATE, "wdog4", "osc_24m", 0x83c0, }, + { IMX93_CLK_WDOG5_GATE, "wdog5", "osc_24m", 0x8400, }, + { IMX93_CLK_SEMA1_GATE, "sema1", "bus_aon_root", 0x8440, }, + { IMX93_CLK_SEMA2_GATE, "sema2", "bus_wakeup_root", 0x8480, }, + { IMX93_CLK_MU_A_GATE, "mu_a", "bus_aon_root", 0x84c0, }, + { IMX93_CLK_MU_B_GATE, "mu_b", "bus_aon_root", 0x8500, }, + { IMX93_CLK_EDMA1_GATE, "edma1", "wakeup_axi_root", 0x8540, }, + { IMX93_CLK_EDMA2_GATE, "edma2", "wakeup_axi_root", 0x8580, }, + { IMX93_CLK_FLEXSPI1_GATE, "flexspi", "flexspi_root", 0x8640, }, + { IMX93_CLK_GPIO1_GATE, "gpio1", "m33_root", 0x8880, }, + { IMX93_CLK_GPIO2_GATE, "gpio2", "bus_wakeup_root", 0x88c0, }, + { IMX93_CLK_GPIO3_GATE, "gpio3", "bus_wakeup_root", 0x8900, }, + { IMX93_CLK_GPIO4_GATE, "gpio4", "bus_wakeup_root", 0x8940, }, + { IMX93_CLK_FLEXIO1_GATE, "flexio1", "flexio1_root", 0x8980, }, + { IMX93_CLK_FLEXIO2_GATE, "flexio2", "flexio2_root", 0x89c0, }, + { IMX93_CLK_LPIT1_GATE, "lpit1", "lpit1_root", 0x8a00, }, + { IMX93_CLK_LPIT2_GATE, "lpit2", "lpit2_root", 0x8a40, }, + { IMX93_CLK_LPTMR1_GATE, "lptmr1", "lptmr1_root", 0x8a80, }, + { IMX93_CLK_LPTMR2_GATE, "lptmr2", "lptmr2_root", 0x8ac0, }, + { IMX93_CLK_TPM1_GATE, "tpm1", "tpm1_root", 0x8b00, }, + { IMX93_CLK_TPM2_GATE, "tpm2", "tpm2_root", 0x8b40, }, + { IMX93_CLK_TPM3_GATE, "tpm3", "tpm3_root", 0x8b80, }, + { IMX93_CLK_TPM4_GATE, "tpm4", "tpm4_root", 0x8bc0, }, + { IMX93_CLK_TPM5_GATE, "tpm5", "tpm5_root", 0x8c00, }, + { IMX93_CLK_TPM6_GATE, "tpm6", "tpm6_root", 0x8c40, }, + { IMX93_CLK_CAN1_GATE, "can1", "can1_root", 0x8c80, }, + { IMX93_CLK_CAN2_GATE, "can2", "can2_root", 0x8cc0, }, + { IMX93_CLK_LPUART1_GATE, "lpuart1", "lpuart1_root", 0x8d00, }, + { IMX93_CLK_LPUART2_GATE, "lpuart2", "lpuart2_root", 0x8d40, }, + { IMX93_CLK_LPUART3_GATE, "lpuart3", "lpuart3_root", 0x8d80, }, + { IMX93_CLK_LPUART4_GATE, "lpuart4", "lpuart4_root", 0x8dc0, }, + { IMX93_CLK_LPUART5_GATE, "lpuart5", "lpuart5_root", 0x8e00, }, + { IMX93_CLK_LPUART6_GATE, "lpuart6", "lpuart6_root", 0x8e40, }, + { IMX93_CLK_LPUART7_GATE, "lpuart7", "lpuart7_root", 0x8e80, }, + { IMX93_CLK_LPUART8_GATE, "lpuart8", "lpuart8_root", 0x8ec0, }, + { IMX93_CLK_LPI2C1_GATE, "lpi2c1", "lpi2c1_root", 0x8f00, }, + { IMX93_CLK_LPI2C2_GATE, "lpi2c2", "lpi2c2_root", 0x8f40, }, + { IMX93_CLK_LPI2C3_GATE, "lpi2c3", "lpi2c3_root", 0x8f80, }, + { IMX93_CLK_LPI2C4_GATE, "lpi2c4", "lpi2c4_root", 0x8fc0, }, + { IMX93_CLK_LPI2C5_GATE, "lpi2c5", "lpi2c5_root", 0x9000, }, + { IMX93_CLK_LPI2C6_GATE, "lpi2c6", "lpi2c6_root", 0x9040, }, + { IMX93_CLK_LPI2C7_GATE, "lpi2c7", "lpi2c7_root", 0x9080, }, + { IMX93_CLK_LPI2C8_GATE, "lpi2c8", "lpi2c8_root", 0x90c0, }, + { IMX93_CLK_LPSPI1_GATE, "lpspi1", "lpspi1_root", 0x9100, }, + { IMX93_CLK_LPSPI2_GATE, "lpspi2", "lpspi2_root", 0x9140, }, + { IMX93_CLK_LPSPI3_GATE, "lpspi3", "lpspi3_root", 0x9180, }, + { IMX93_CLK_LPSPI4_GATE, "lpspi4", "lpspi4_root", 0x91c0, }, + { IMX93_CLK_LPSPI5_GATE, "lpspi5", "lpspi5_root", 0x9200, }, + { IMX93_CLK_LPSPI6_GATE, "lpspi6", "lpspi6_root", 0x9240, }, + { IMX93_CLK_LPSPI7_GATE, "lpspi7", "lpspi7_root", 0x9280, }, + { IMX93_CLK_LPSPI8_GATE, "lpspi8", "lpspi8_root", 0x92c0, }, + { IMX93_CLK_I3C1_GATE, "i3c1", "i3c1_root", 0x9300, }, + { IMX93_CLK_I3C2_GATE, "i3c2", "i3c2_root", 0x9340, }, + { IMX93_CLK_USDHC1_GATE, "usdhc1", "usdhc1_root", 0x9380, }, + { IMX93_CLK_USDHC2_GATE, "usdhc2", "usdhc2_root", 0x93c0, }, + { IMX93_CLK_USDHC3_GATE, "usdhc3", "usdhc3_root", 0x9400, }, + { IMX93_CLK_SAI1_GATE, "sai1", "sai1_root", 0x9440, }, + { IMX93_CLK_SAI2_GATE, "sai2", "sai2_root", 0x9480, }, + { IMX93_CLK_SAI3_GATE, "sai3", "sai3_root", 0x94c0, }, + { IMX93_CLK_MIPI_CSI_GATE, "mipi_csi", "media_apb_root", 0x9580, }, + { IMX93_CLK_MIPI_DSI_GATE, "mipi_dsi", "media_apb_root", 0x95c0, }, + { IMX93_CLK_LVDS_GATE, "lvds", "media_ldb_root", 0x9600, }, + { IMX93_CLK_LCDIF_GATE, "lcdif", "media_apb_root", 0x9640, }, + { IMX93_CLK_PXP_GATE, "pxp", "media_apb_root", 0x9680, }, + { IMX93_CLK_ISI_GATE, "isi", "media_apb_root", 0x96c0, }, + { IMX93_CLK_NIC_MEDIA_GATE, "nic_media", "media_apb_root", 0x9700, }, + { IMX93_CLK_USB_CONTROLLER_GATE, "usb_controller", "hsio_root", 0x9a00, = }, + { IMX93_CLK_USB_TEST_60M_GATE, "usb_test_60m", "hsio_usb_test_60m_root", = 0x9a40, }, + { IMX93_CLK_HSIO_TROUT_24M_GATE, "hsio_trout_24m", "osc_24m", 0x9a80, }, + { IMX93_CLK_PDM_GATE, "pdm", "pdm_root", 0x9ac0, }, + { IMX93_CLK_MQS1_GATE, "mqs1", "sai1_root", 0x9b00, }, + { IMX93_CLK_MQS2_GATE, "mqs2", "sai3_root", 0x9b40, }, + { IMX93_CLK_AUD_XCVR_GATE, "aud_xcvr", "audio_xcvr_root", 0x9b80, }, + { IMX93_CLK_SPDIF_GATE, "spdif", "spdif_root", 0x9c00, }, + { IMX93_CLK_HSIO_32K_GATE, "hsio_32k", "osc_32k", 0x9dc0, }, + { IMX93_CLK_ENET1_GATE, "enet1", "enet_root", 0x9e00, }, + { IMX93_CLK_ENET_QOS_GATE, "enet_qos", "wakeup_axi_root", 0x9e40, }, + { IMX93_CLK_SYS_CNT_GATE, "sys_cnt", "osc_24m", 0x9e80, }, + { IMX93_CLK_TSTMR1_GATE, "tstmr1", "bus_aon_root", 0x9ec0, }, + { IMX93_CLK_TSTMR2_GATE, "tstmr2", "bus_wakeup_root", 0x9f00, }, + { IMX93_CLK_TMC_GATE, "tmc", "osc_24m", 0x9f40, }, + { IMX93_CLK_PMRO_GATE, "pmro", "osc_24m", 0x9f80, } +}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **clks; + +static int imx93_clocks_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + struct imx93_clk_root *root; + struct imx93_clk_ccgr *ccgr; + void __iomem *base =3D NULL; + int i, ret; + + clk_hw_data =3D kzalloc(struct_size(clk_hw_data, hws, + IMX93_CLK_END), GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num =3D IMX93_CLK_END; + clks =3D clk_hw_data->hws; + + clks[IMX93_CLK_DUMMY] =3D imx_clk_hw_fixed("dummy", 0); + clks[IMX93_CLK_24M] =3D imx_obtain_fixed_clk_hw(np, "osc_24m"); + clks[IMX93_CLK_32K] =3D imx_obtain_fixed_clk_hw(np, "osc_32k"); + clks[IMX93_CLK_EXT1] =3D imx_obtain_fixed_clk_hw(np, "clk_ext1"); + + clks[IMX93_CLK_SYS_PLL_PFD0] =3D imx_clk_hw_fixed("sys_pll_pfd0", 1000000= 000); + clks[IMX93_CLK_SYS_PLL_PFD0_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d0_div2", + "sys_pll_pfd0", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD1] =3D imx_clk_hw_fixed("sys_pll_pfd1", 8000000= 00); + clks[IMX93_CLK_SYS_PLL_PFD1_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d1_div2", + "sys_pll_pfd1", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD2] =3D imx_clk_hw_fixed("sys_pll_pfd2", 6250000= 00); + clks[IMX93_CLK_SYS_PLL_PFD2_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d2_div2", + "sys_pll_pfd2", 1, 2); + + np =3D of_find_compatible_node(NULL, NULL, "fsl,imx93-anatop"); + base =3D of_iomap(np, 0); + of_node_put(np); + if (WARN_ON(!base)) + return -ENOMEM; + + clks[IMX93_CLK_AUDIO_PLL] =3D imx_clk_fracn_gppll("audio_pll", "osc_24m",= base + 0x1200, + &imx_fracn_gppll); + clks[IMX93_CLK_VIDEO_PLL] =3D imx_clk_fracn_gppll("video_pll", "osc_24m",= base + 0x1400, + &imx_fracn_gppll); + + np =3D dev->of_node; + base =3D devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + + for (i =3D 0; i < ARRAY_SIZE(root_array); i++) { + root =3D &root_array[i]; + clks[root->clk] =3D imx93_clk_composite_flags(root->name, + parent_names[root->sel], + 4, base + root->off, + root->flags); + } + + for (i =3D 0; i < ARRAY_SIZE(ccgr_array); i++) { + ccgr =3D &ccgr_array[i]; + clks[ccgr->clk] =3D imx_clk_hw_gate4_flags(ccgr->name, + ccgr->parent_name, + base + ccgr->off, 0, + ccgr->flags); + } + + imx_check_clk_hws(clks, IMX93_CLK_END); + + ret =3D of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + dev_err(dev, "failed to register clks for i.MX93\n"); + goto unregister_hws; + } + + return 0; + +unregister_hws: + imx_unregister_hw_clocks(clks, IMX93_CLK_END); + + return ret; +} + +static const struct of_device_id imx93_clk_of_match[] =3D { + { .compatible =3D "fsl,imx93-ccm" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx93_clk_of_match); + +static struct platform_driver imx93_clk_driver =3D { + .probe =3D imx93_clocks_probe, + .driver =3D { + .name =3D "imx93-ccm", + .suppress_bind_attrs =3D true, + .of_match_table =3D of_match_ptr(imx93_clk_of_match), + }, +}; +module_platform_driver(imx93_clk_driver); --=20 2.25.1