From nobody Mon Jun 29 06:32:28 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5EC5BC4332F for ; Tue, 15 Feb 2022 08:19:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235361AbiBOITv (ORCPT ); Tue, 15 Feb 2022 03:19:51 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:56234 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235350AbiBOITt (ORCPT ); Tue, 15 Feb 2022 03:19:49 -0500 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70049.outbound.protection.outlook.com [40.107.7.49]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6DFB39AE45; Tue, 15 Feb 2022 00:19:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ASjdTBwRju0s3+x0f/j4+tnXt+lq7kcaa/CmkGSxyDf1Avw3YVpTaVCZb6nI+R/QM+ZrWIY53UGMLohCEqXeZBjNjzWL6UG3rXleKlWCNjXlLWCGA+8k/Skff8rK+InBHsuOnxUS69Oazs/TWgIQi9cpvHb4xmxv+KBFk8fmHY87nlm4IbEaH6NqzHren75dWvXxVwpUK09C1DdAx41SHJCoWLpwJxwnpIc59xEiiIT3VUIHSlrPJ5gW7/iiD65K+uJXkJO1cnr+qgMrYQgukp1GjJnT3XVgXgy2Fyaz/TLiyv8rzXUNy5SVNBj8t08G2M2jpWqWI4HFxRngn7Pcjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NB2m5IdQLI9wN01tWb0NREx4NNs/7f2bdif/9tp9gho=; b=FKgO8Z/7PRmtwA17Wt37kDV39ExWeVN4ULR0WbI6z57snrGSRiAaMayGjlnSlxARIArWEWqGtjiyA9eWr7NNpx9qQiwPqLS36IAEMSZfZSFaZlIT3NfWhQdUnH50CIDd1yjCntJI88XpW2ZwV/vJ+S9K4BRZ6PWENdG857PKi6LFU3BD46kfHJgx5DTwg7YJWCDnMa1c9rek/qvOW+Cp5l6U9xkEC0iUfA9x3gUp/QBZ7IgXm7lU8chJO6KTf5ImfOGEjKNaoByLxdGLjjYzScDBf0m6KBTrn8KyJfHemxcj5n+1kCXYwFmx0dOe+XgcHnVIe50rYIHQmlfeqwGFWQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NB2m5IdQLI9wN01tWb0NREx4NNs/7f2bdif/9tp9gho=; b=K0FWfVk0HlR4V8wjNyNW4lkbUGuiHkLjn+UZG2A1blb+YfyCDb+gIHkn/KnDB+yj06mTyy3cGpyeppKf+CZkSG77rG03UJ6no1m5rExZKav3HcfkTqDqgNxigahRHy+XtPHvf0iaLtZB3D/Dd6Noku0xVBsbt8wd4+my35lS7sA= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB5940.eurprd04.prod.outlook.com (2603:10a6:208:117::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4975.18; Tue, 15 Feb 2022 08:19:35 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e%7]) with mapi id 15.20.4975.018; Tue, 15 Feb 2022 08:19:35 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH 1/4] dt-bindings: clock: Add imx93 clock support Date: Tue, 15 Feb 2022 16:18:32 +0800 Message-Id: <20220215081835.790311-2-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220215081835.790311-1-peng.fan@oss.nxp.com> References: <20220215081835.790311-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2P153CA0026.APCP153.PROD.OUTLOOK.COM (2603:1096:4:190::18) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 2abe1d82-137a-4be9-7923-08d9f05be69a X-MS-TrafficTypeDiagnostic: AM0PR04MB5940:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3631; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: OudEUCEMzChRib8FRh86RT4LcBEc5F3Gd+8BoALGZYifbx7ci02eC+wYtjxwoN8DTJGk4EA/Nt7WeiCebwkRZFCe3rjRHD8dOGaFpbNkeMvcEKPl231vGV2+FauQfnqbiwPCMjyP2OccuWNxmPoTBaijcv2VDEwj3+3zqcCIf/8ckcPXltzSIw+OlRrFHZZID37gsBzkbJ+4mM2+f6xEx1zNzIH7NcEcuveEk1MIbuE6yd/RQjdVT3/GYT7l0RmiD+bz0/0BPDb5Boe1YIuKHwgFoq5L9KbSRL9iowHMUwif1PVZ5Yt/ANIgNJw/q166Ul8DYsLSodOcelbsHHxA8ApFqJ74/FGjFfs/roptmGGI0/3BH3NQqenCCy0lC7pm0fh4knJr4d0KB8RQ8X+W/gVjuJfBhGLEAPcTU5O6aokM8Lx0eVuu8ehdfHTmcLGB7eSnMpPg+ABa/4oAhT2rnivP9W76LdwMGn7PsZO9JaqztzfYkagh6ivJAlcWQR1krvJclHJVZC0NvAd9y86LR2Ctv99kB1LmVsex8k3eIa+ByDjzFUg+1QxQH+RnAl4XoB9Jh6CefRZyUSXlOKUDGYKfxABlPHIgX/9GWqbKqpZNSq/GqQd8FGySAXl5vNmvg0cStz0b6jkQHsvr4l40wi9BI0cr9lVmQZRxXeIp7i5ePlRE3v3Dx6t1EpTFWM+SoCvW/UO3k7QDXd1k/TY6EGZUMkNA67kStaqA7VM10W7F5LBT74lTemNJHWhazSWEm2wI2xCtimSEWgLSgNxTPM6D7Iv8vA4rCBGBt9rTDTQ= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(316002)(966005)(186003)(6486002)(26005)(83380400001)(5660300002)(1076003)(508600001)(86362001)(2616005)(6666004)(2906002)(38100700002)(66946007)(66556008)(8936002)(66476007)(4326008)(7416002)(6512007)(52116002)(8676002)(6506007)(38350700002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?es++1ju+CoeIAgvjXGjTh/JlHIWQqJEUXIFOHD9VUuuJfT/Q7+Dfp2dE2lQi?= =?us-ascii?Q?4mFglDfmkL472LVq9PNUytrm/YXlBmFgrofmdQtbIoz3WNDOlqanczTYqS5E?= =?us-ascii?Q?k8LGtEcbDyTTwfqXqNPubJHwac/18U/XaQpbkffjGjFRhZIfgE8D0/yW3PKf?= =?us-ascii?Q?WQoUHc6WsWArmU+foYe5rH+k5x8U3I+/AVZnnGhTkHwXPUFLrKEGrlkBmxbc?= =?us-ascii?Q?Sf+OAANZkDzN/M2HJbnHeEQ6HSJtsv9pWDFQ1R/uyzlwjAvWzC9adPHxB9wh?= =?us-ascii?Q?iAkdVoWNY4f0aigFMojSmBVC5E/Zpz33VpR6K9gWqhbN7npfy2n4SgF16o5b?= =?us-ascii?Q?um4X+s5sk4QG6l+4pRNKM2dkdxb9OXkoGsczNRtQT5xBk7R9tgtvBF1vzH/3?= =?us-ascii?Q?4NnoHo8K5dDhFG5MQP75T/xZMC58lXOC/QSH1kxzKeYyNcJm1+83WUsJNVrr?= =?us-ascii?Q?9XMsF6ch+BX5lXFvK71bEI+3touNBcpstd/+xwmuyYiyAOBeUW0qzO9hbwiD?= =?us-ascii?Q?+0lC3Wawu3HbNXESTSI6qgbf9pMdi2jlaC+X8rljwuBjXXDRTfZTZv9bRWdZ?= =?us-ascii?Q?GJP1Hs7pDLHwzO48yGGFsL5jkuVNC4GM8e/TRwW0/iKdmhUM1k9Tiollr1M5?= =?us-ascii?Q?+Zqbqp9L/wfJ3QaxwFlcyt2uPswKao5GNJx2sQopTQndEeOhsYw7uZXArxqF?= =?us-ascii?Q?RO95zUmN2x0fv0fY1r5Nn5FIJUxy+BVYrGOJ70uAT6w53PcnjPZMEhsvdUuH?= =?us-ascii?Q?27BHWckxDVq57vJzVs6lwlGW+YbMTSlMX0xE2C/gxENk7zbIJUwa9YyHwNid?= =?us-ascii?Q?ThPlMFx/emHCpBbn+z5eA6yc4cUaEpbVdyZUfF0OeDzDAxuuUYAOp0sbeelt?= =?us-ascii?Q?nWh7AICsw2ALawp97OKLqCnBmcDeK9JREWeSkyUBxxNnjtNXMwm7y1m96A8H?= =?us-ascii?Q?2omDC3HjvIumoKbMyxogpRITlmrO+ZDfWoFNrBIOVI8AW3HVwPfqMAb1UjYs?= =?us-ascii?Q?KLyDUBsrO6skdUfQnv4ClbhK8apMS99jGI6Be+k3exUuowxM2jjSlSGjzK/n?= =?us-ascii?Q?qlphABsN6+10OAeSycuKg8TXoZ3zci/0u8yj2VRb4OSOz/JAomBHKPC0JwR/?= =?us-ascii?Q?mRRy6uIbT4Yfcq5M6yrwn27+4R9dj4JF+x5y7PHNUDnTHLe8SyuoLNMV5JwF?= =?us-ascii?Q?i6vXZIsTkmnxz8blYA6pAHBF/FF0hEBVPx33k2Ha9unKVMe0DXHhfJ96Xea+?= =?us-ascii?Q?uOE/OVSWhOFHjcZNfhhJ9ocuMojhtT/iq5Sq3G1eAGzjp3eFqv9mwN11a7jO?= =?us-ascii?Q?KlrakwZZyGzPKalFNTpMXkCGr/lCLkSSYRqy9Cs7MF7mpqe7UGXvC+2kqklv?= =?us-ascii?Q?ycmdaHn2pshsRKkBjjAugRt8R3Gbfkaui1lHgcIcYFdJvOTRwSV39YagwhyD?= =?us-ascii?Q?iV1it3yY3PpTKdjJ0PrB+tEMUEJuZkK0xeWEbSP4jHjQqeiezDNpng88CqaP?= =?us-ascii?Q?/MfpV0gzLkJQ5bKn6jIHQFO9ugKQBzZRVFK3LopuZpW76b13g4rOjmTnWEHc?= =?us-ascii?Q?AHMiN02JutOxtQrQlpB0smMAoPrnOiAfb8Ff0BcaTE6/q9RdHbNtEmyIy46b?= =?us-ascii?Q?TveejCOC2u41BCCFQCyMzto=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2abe1d82-137a-4be9-7923-08d9f05be69a X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Feb 2022 08:19:35.3865 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: +UAceEOzxB3nr4uiL4vYm55/xP8Ey54L/B5vW6XtavKzCkzMDroBlNzoY0NMGF8xqi7hhFAWveCwB0+QNzPhHw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB5940 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Add the clock dt-binding file for i.MX93. Signed-off-by: Peng Fan --- .../bindings/clock/imx93-clock.yaml | 63 ++++++ include/dt-bindings/clock/imx93-clock.h | 200 ++++++++++++++++++ 2 files changed, 263 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/imx93-clock.yaml create mode 100644 include/dt-bindings/clock/imx93-clock.h diff --git a/Documentation/devicetree/bindings/clock/imx93-clock.yaml b/Doc= umentation/devicetree/bindings/clock/imx93-clock.yaml new file mode 100644 index 000000000000..a4c3ae23b8c3 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/imx93-clock.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/imx93-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP i.MX93 Clock Control Module Binding + +maintainers: + - Peng Fan + +description: | + i.MX93 clock control module is an integrated clock controller, which + includes clock generator, clock gate and supplies to all modules. + +properties: + compatible: + enum: + - fsl,imx93-ccm + + reg: + maxItems: 1 + + clocks: + description: + specify the external clocks used by the CCM module. + items: + - description: 32k osc + - description: 24m osc + - description: ext1 clock input + + clock-names: + description: + specify the external clocks names used by the CCM module. + items: + - const: osc_32k + - const: osc_24m + - const: clk_ext1 + + '#clock-cells': + const: 1 + description: + The clock consumer should specify the desired clock by having the cl= ock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx93= -clock.h + for the full list of i.MX93 clock IDs. + +required: + - compatible + - reg + - '#clock-cells' + +additionalProperties: false + +examples: + # Clock Control Module node: + - | + clock-controller@44450000 { + compatible =3D "fsl,imx93-ccm"; + reg =3D <0x44450000 0x10000>; + #clock-cells =3D <1>; + }; + +... diff --git a/include/dt-bindings/clock/imx93-clock.h b/include/dt-bindings/= clock/imx93-clock.h new file mode 100644 index 000000000000..416e6fd7856d --- /dev/null +++ b/include/dt-bindings/clock/imx93-clock.h @@ -0,0 +1,200 @@ +/* SPDX-License-Identifier: GPL-2.0+ OR MIT */ +/* + * Copyright 2021 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX93_CLK_H +#define __DT_BINDINGS_CLOCK_IMX93_CLK_H + +#define IMX93_CLK_DUMMY 0 +#define IMX93_CLK_24M 1 +#define IMX93_CLK_EXT1 2 +#define IMX93_CLK_SYS_PLL_PFD0 3 +#define IMX93_CLK_SYS_PLL_PFD0_DIV2 4 +#define IMX93_CLK_SYS_PLL_PFD1 5 +#define IMX93_CLK_SYS_PLL_PFD1_DIV2 6 +#define IMX93_CLK_SYS_PLL_PFD2 7 +#define IMX93_CLK_SYS_PLL_PFD2_DIV2 8 +#define IMX93_CLK_AUDIO_PLL 9 +#define IMX93_CLK_VIDEO_PLL 10 +#define IMX93_CLK_A55_PERIPH 11 +#define IMX93_CLK_A55_MTR_BUS 12 +#define IMX93_CLK_A55 13 +#define IMX93_CLK_M33 14 +#define IMX93_CLK_BUS_WAKEUP 15 +#define IMX93_CLK_BUS_AON 16 +#define IMX93_CLK_WAKEUP_AXI 17 +#define IMX93_CLK_SWO_TRACE 18 +#define IMX93_CLK_M33_SYSTICK 19 +#define IMX93_CLK_FLEXIO1 20 +#define IMX93_CLK_FLEXIO2 21 +#define IMX93_CLK_LPIT1 22 +#define IMX93_CLK_LPIT2 23 +#define IMX93_CLK_LPTMR1 24 +#define IMX93_CLK_LPTMR2 25 +#define IMX93_CLK_TPM1 26 +#define IMX93_CLK_TPM2 27 +#define IMX93_CLK_TPM3 28 +#define IMX93_CLK_TPM4 29 +#define IMX93_CLK_TPM5 30 +#define IMX93_CLK_TPM6 31 +#define IMX93_CLK_FLEXSPI1 32 +#define IMX93_CLK_CAN1 33 +#define IMX93_CLK_CAN2 34 +#define IMX93_CLK_LPUART1 35 +#define IMX93_CLK_LPUART2 36 +#define IMX93_CLK_LPUART3 37 +#define IMX93_CLK_LPUART4 38 +#define IMX93_CLK_LPUART5 39 +#define IMX93_CLK_LPUART6 40 +#define IMX93_CLK_LPUART7 41 +#define IMX93_CLK_LPUART8 42 +#define IMX93_CLK_LPI2C1 43 +#define IMX93_CLK_LPI2C2 44 +#define IMX93_CLK_LPI2C3 45 +#define IMX93_CLK_LPI2C4 46 +#define IMX93_CLK_LPI2C5 47 +#define IMX93_CLK_LPI2C6 48 +#define IMX93_CLK_LPI2C7 49 +#define IMX93_CLK_LPI2C8 50 +#define IMX93_CLK_LPSPI1 51 +#define IMX93_CLK_LPSPI2 52 +#define IMX93_CLK_LPSPI3 53 +#define IMX93_CLK_LPSPI4 54 +#define IMX93_CLK_LPSPI5 55 +#define IMX93_CLK_LPSPI6 56 +#define IMX93_CLK_LPSPI7 57 +#define IMX93_CLK_LPSPI8 58 +#define IMX93_CLK_I3C1 59 +#define IMX93_CLK_I3C2 60 +#define IMX93_CLK_USDHC1 61 +#define IMX93_CLK_USDHC2 62 +#define IMX93_CLK_USDHC3 63 +#define IMX93_CLK_SAI1 64 +#define IMX93_CLK_SAI2 65 +#define IMX93_CLK_SAI3 66 +#define IMX93_CLK_CCM_CKO1 67 +#define IMX93_CLK_CCM_CKO2 68 +#define IMX93_CLK_CCM_CKO3 69 +#define IMX93_CLK_CCM_CKO4 70 +#define IMX93_CLK_HSIO 71 +#define IMX93_CLK_HSIO_USB_TEST_60M 72 +#define IMX93_CLK_HSIO_ACSCAN_80M 73 +#define IMX93_CLK_HSIO_ACSCAN_480M 74 +#define IMX93_CLK_ML_APB 75 +#define IMX93_CLK_ML 76 +#define IMX93_CLK_MEDIA_AXI 77 +#define IMX93_CLK_MEDIA_APB 78 +#define IMX93_CLK_MEDIA_LDB 79 +#define IMX93_CLK_MEDIA_DISP_PIX 80 +#define IMX93_CLK_CAM_PIX 81 +#define IMX93_CLK_MIPI_TEST_BYTE 82 +#define IMX93_CLK_MIPI_PHY_CFG 83 +#define IMX93_CLK_ADC 84 +#define IMX93_CLK_PDM 85 +#define IMX93_CLK_TSTMR1 86 +#define IMX93_CLK_TSTMR2 87 +#define IMX93_CLK_MQS1 88 +#define IMX93_CLK_MQS2 89 +#define IMX93_CLK_AUDIO_XCVR 90 +#define IMX93_CLK_SPDIF 91 +#define IMX93_CLK_ENET 92 +#define IMX93_CLK_ENET_TIMER1 93 +#define IMX93_CLK_ENET_TIMER2 94 +#define IMX93_CLK_ENET_REF 95 +#define IMX93_CLK_ENET_REF_PHY 96 +#define IMX93_CLK_I3C1_SLOW 97 +#define IMX93_CLK_I3C2_SLOW 98 +#define IMX93_CLK_USB_PHY_BURUNIN 99 +#define IMX93_CLK_PAL_CAME_SCAN 100 +#define IMX93_CLK_A55_GATE 101 +#define IMX93_CLK_CM33_GATE 102 +#define IMX93_CLK_ADC1_GATE 103 +#define IMX93_CLK_WDOG1_GATE 104 +#define IMX93_CLK_WDOG2_GATE 105 +#define IMX93_CLK_WDOG3_GATE 106 +#define IMX93_CLK_WDOG4_GATE 107 +#define IMX93_CLK_WDOG5_GATE 108 +#define IMX93_CLK_SEMA1_GATE 109 +#define IMX93_CLK_SEMA2_GATE 110 +#define IMX93_CLK_MU_A_GATE 111 +#define IMX93_CLK_MU_B_GATE 112 +#define IMX93_CLK_EDMA1_GATE 113 +#define IMX93_CLK_EDMA2_GATE 114 +#define IMX93_CLK_FLEXSPI1_GATE 115 +#define IMX93_CLK_GPIO1_GATE 116 +#define IMX93_CLK_GPIO2_GATE 117 +#define IMX93_CLK_GPIO3_GATE 118 +#define IMX93_CLK_GPIO4_GATE 119 +#define IMX93_CLK_FLEXIO1_GATE 120 +#define IMX93_CLK_FLEXIO2_GATE 121 +#define IMX93_CLK_LPIT1_GATE 122 +#define IMX93_CLK_LPIT2_GATE 123 +#define IMX93_CLK_LPTMR1_GATE 124 +#define IMX93_CLK_LPTMR2_GATE 125 +#define IMX93_CLK_TPM1_GATE 126 +#define IMX93_CLK_TPM2_GATE 127 +#define IMX93_CLK_TPM3_GATE 128 +#define IMX93_CLK_TPM4_GATE 129 +#define IMX93_CLK_TPM5_GATE 130 +#define IMX93_CLK_TPM6_GATE 131 +#define IMX93_CLK_CAN1_GATE 132 +#define IMX93_CLK_CAN2_GATE 133 +#define IMX93_CLK_LPUART1_GATE 134 +#define IMX93_CLK_LPUART2_GATE 135 +#define IMX93_CLK_LPUART3_GATE 136 +#define IMX93_CLK_LPUART4_GATE 137 +#define IMX93_CLK_LPUART5_GATE 138 +#define IMX93_CLK_LPUART6_GATE 139 +#define IMX93_CLK_LPUART7_GATE 140 +#define IMX93_CLK_LPUART8_GATE 141 +#define IMX93_CLK_LPI2C1_GATE 142 +#define IMX93_CLK_LPI2C2_GATE 143 +#define IMX93_CLK_LPI2C3_GATE 144 +#define IMX93_CLK_LPI2C4_GATE 145 +#define IMX93_CLK_LPI2C5_GATE 146 +#define IMX93_CLK_LPI2C6_GATE 147 +#define IMX93_CLK_LPI2C7_GATE 148 +#define IMX93_CLK_LPI2C8_GATE 149 +#define IMX93_CLK_LPSPI1_GATE 150 +#define IMX93_CLK_LPSPI2_GATE 151 +#define IMX93_CLK_LPSPI3_GATE 152 +#define IMX93_CLK_LPSPI4_GATE 153 +#define IMX93_CLK_LPSPI5_GATE 154 +#define IMX93_CLK_LPSPI6_GATE 155 +#define IMX93_CLK_LPSPI7_GATE 156 +#define IMX93_CLK_LPSPI8_GATE 157 +#define IMX93_CLK_I3C1_GATE 158 +#define IMX93_CLK_I3C2_GATE 159 +#define IMX93_CLK_USDHC1_GATE 160 +#define IMX93_CLK_USDHC2_GATE 161 +#define IMX93_CLK_USDHC3_GATE 162 +#define IMX93_CLK_SAI1_GATE 163 +#define IMX93_CLK_SAI2_GATE 164 +#define IMX93_CLK_SAI3_GATE 165 +#define IMX93_CLK_MIPI_CSI_GATE 166 +#define IMX93_CLK_MIPI_DSI_GATE 167 +#define IMX93_CLK_LVDS_GATE 168 +#define IMX93_CLK_LCDIF_GATE 169 +#define IMX93_CLK_PXP_GATE 170 +#define IMX93_CLK_ISI_GATE 171 +#define IMX93_CLK_NIC_MEDIA_GATE 172 +#define IMX93_CLK_USB_CONTROLLER_GATE 173 +#define IMX93_CLK_USB_TEST_60M_GATE 174 +#define IMX93_CLK_HSIO_TROUT_24M_GATE 175 +#define IMX93_CLK_PDM_GATE 176 +#define IMX93_CLK_MQS1_GATE 177 +#define IMX93_CLK_MQS2_GATE 178 +#define IMX93_CLK_AUD_XCVR_GATE 179 +#define IMX93_CLK_SPDIF_GATE 180 +#define IMX93_CLK_HSIO_32K_GATE 181 +#define IMX93_CLK_ENET1_GATE 182 +#define IMX93_CLK_ENET_QOS_GATE 183 +#define IMX93_CLK_SYS_CNT_GATE 184 +#define IMX93_CLK_TSTMR1_GATE 185 +#define IMX93_CLK_TSTMR2_GATE 186 +#define IMX93_CLK_TMC_GATE 187 +#define IMX93_CLK_PMRO_GATE 188 +#define IMX93_CLK_32K 189 +#define IMX93_CLK_END 190 +#endif --=20 2.25.1 From nobody Mon Jun 29 06:32:28 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4B587C433FE for ; Tue, 15 Feb 2022 08:19:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235364AbiBOIT6 (ORCPT ); Tue, 15 Feb 2022 03:19:58 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:56294 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235350AbiBOITw (ORCPT ); Tue, 15 Feb 2022 03:19:52 -0500 Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30051.outbound.protection.outlook.com [40.107.3.51]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 964489BBA6; Tue, 15 Feb 2022 00:19:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ms+eD5+YlwrzOy+c8o09IgITu4jGY+t8KgLfm4owOI2gQsRzsuMMV0CI39mGB2WYSe5+Tba7e3Zlc0YZ+toJ2X+mH7XlzqH67gO2c5024JozI9bEqzcjKwTEGAjKzrdFc92H03iC5QSfrJt+SQ+OZZrxWucNZRZWjsL1MUh9Z/lXlG8MOZ99Tr9LriG2uQWe8cyueWdq8PMog1sSPX+AP6uJU8ERCFrG05yrgFzub6l5qapejPrgKug1wjUfm0TNfGiZi79YOh93iNkpg0+tWww7FWz4SLYnjx2grTp8mDgtiVfGjcL3X+Wv4291SKZOQjbt2UuVJ5dtRUX5B8IQfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wv7KBotc8BNY/uBI1+EuzJVScoAKf5ntuW9y8I47TmU=; b=KvahGoPGcKhbZjgWmMNNp6A1hnUJSYAwXhjgoOq6zf5HbEZYITOjEMK3nHzHe5T/T7obV2CtT7Hd9HzOGWDffGCcU0wUczy6TqTFEW01khU4pjvvjO/Whst8pcFEZioxVBzGT6V6M4fcYwK8zcmhOsZNCYqBgLIegls3s3M4rbySG0d5/CTl6/aQ4dw/arapGwCALDWpXNrH++X5beC6QVbX5NOsEyZYBoUi/VPQjVnhhqunkTlYlSSPZ+stZDsGEVk4e+W95oBSkGMk6E02mFjp2fXJTWi5s1V6TE/5ORWNDcpAeH7ZlG7etZkLccVuS1FRo+9FO5Ab8eEWiCG+Bw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wv7KBotc8BNY/uBI1+EuzJVScoAKf5ntuW9y8I47TmU=; b=O+517dypPFMzx69388Zja2frRzHtxTKTOW87rlpT18FzbXXJZGWsdHHOStwdfbnRhUA77pmgb+FnTUWwuMSY6MIjsbY1UgmHcXTplNMMrYhjvNH5KJ325y/Q0dgXcmdMlSqavgUhHSHQ9zsrrrxTP3ut6/GQkz4UuYWsFY99xkw= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB5940.eurprd04.prod.outlook.com (2603:10a6:208:117::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4975.18; Tue, 15 Feb 2022 08:19:39 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e%7]) with mapi id 15.20.4975.018; Tue, 15 Feb 2022 08:19:39 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH 2/4] clk: imx: add i.MX93 composite clk Date: Tue, 15 Feb 2022 16:18:33 +0800 Message-Id: <20220215081835.790311-3-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220215081835.790311-1-peng.fan@oss.nxp.com> References: <20220215081835.790311-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2P153CA0026.APCP153.PROD.OUTLOOK.COM (2603:1096:4:190::18) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 9544e934-3b7b-4ba8-795d-08d9f05be906 X-MS-TrafficTypeDiagnostic: AM0PR04MB5940:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:125; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: iIWkhvywty3j+D+0h0HJaaI2henXrrfEtt39RUo1KF687LInzBQtWUnsyN0GiVhy8t53bUA0eXK6bwzBv6vUM4iacJxooqOzqEEaZj+K1VU0qrXIDzTkzTJ0RCmG5sOkr8kFv2OZCi+ZoySAUy+6/2/CzIQzPObD7XsiqMcJngxSzJgVJnRGQTPh+AQqHwU020rJ5g/GeTFp/OXU7p7cpj2HfJotVsCs3QbGdApMRTD3ls3RcXhuHuTjD/rzpEf8vy5+9buIgI70J/yy+Ka4uykW2TMht9v70SMCzCrrM1dH9u6LBHpFP1rKfcpUqQsb6RFHao6XvqP02gBNTfRJPbgwX6IFaXveSHBipvTQ/X0YPHzhrJxXuOD8efIGZIJfjp+5Clw8XGcpCX5aeUzAvEphF/p4l7N8JY3joKRv32Vo5mGcA+/HJBlkhz03oJpcRG+wGW7J3od2iPCdMetReSDgZd2QguNTu0kCkyUGGD4BG3TXkmOxtH/If1L5eOW1yc0Gq/dcZtyXptvr/HjUgiL8M91FbD+/otxhlu7zVgyBrPvy1LOXQr1dXwMc7uuKgx3jYhidqsF4Ds4lRS+OmW/AJS64mWvYZ+wmTPH4I0Q4SMZayabA6ozOAHSj3XYb5AlnLtcPUWZ3YXJ5DI0ngOdjZ164MQAPLR407W9pj7O6fw7SMRqqVRX3o/Vuv9xH+9WbaiHhWlEncHE3vlYRYg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(316002)(186003)(6486002)(26005)(83380400001)(5660300002)(1076003)(508600001)(86362001)(2616005)(6666004)(2906002)(38100700002)(66946007)(66556008)(8936002)(66476007)(4326008)(7416002)(6512007)(52116002)(8676002)(6506007)(38350700002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?WVcj2UlqiB+5f6QuV9HxWE3PGaGnxGNhpFZNzhfU3AWNXrz0YQt9aSPacthv?= =?us-ascii?Q?qL31+r7niUTS9cBS4mqz+gs1qoYeI1V7m9uiRdi2JUfT8wqgEI1yi5CmJJPO?= =?us-ascii?Q?JGdxJ0D4gN8j/bqjfo0x4TRm48Y00fu4ETPB1ysxXYvsh99bwLdWUOi6HYjT?= =?us-ascii?Q?z4RAHxRK/C1P37/Y4hWXT12f14vQtik+gA+5M8BPZiDkKBJ4C4EjGOBwRFB8?= =?us-ascii?Q?nZ+AhUpbPMGrCPHm5ofWr2ED6AD1N9NN14xHkGhkL3THlIHEKlQTdiFFzHqW?= =?us-ascii?Q?hCJlztaKGHBlo4pV7Irrs9NS927cy/eiwowgBvy2urbHyZlhYTFr3+FLTsAI?= =?us-ascii?Q?3BlcjAKuiZSbjsS7kucwbTbip3u7MMUpuHydJTQ+dlNOxlsIPP7OtJVqpmk1?= =?us-ascii?Q?eCqAlWcRT/k2nUDgYrcu5i85nzuD6aT4UZMkriBSjtugioe4KLmDpKVJpKhW?= =?us-ascii?Q?YqHtLZUuHw8Rle70A9jrXl8sbwWbJYwZdR8ScwJnqCdzxo3maPclt49TYdEi?= =?us-ascii?Q?xZ0Bugfe1fGcAmpvHUhu+mCFoUnIuWSrirwO7NXswYmGDDNhvhBv6Tis+c+U?= =?us-ascii?Q?uH8Pxwk1oBp4Byu74Jiaw43bchPVEZ2xf4punNtnvZAx57ZI+lkpUXMk/7b9?= =?us-ascii?Q?fa4fsCbuxui5BukuJTIaN7DskRq+jK9u3+zZ4MUEU45vehhQOXvI4gIN12Ju?= =?us-ascii?Q?pACth3lQF8sWBGF3hqB7A3tQM3NZbfm6fsItacyJgoaYjHUi9De+uOldFqZ1?= =?us-ascii?Q?u5SyGER9kqxLNCThKuav78HV+WiMP7frqHGsli5YNfWejppDUDw0MwJoRA/U?= =?us-ascii?Q?E86glNU96efUkgX3993/qmA3+Qoykun4+v9DNlb53GuqDkShhmMXfxcMTpyH?= =?us-ascii?Q?U4OqSFnI3BRMUVSQbl9/4IaXjEUZV1eObccrDpmGHfs4Chi48pNSEV7s8sik?= =?us-ascii?Q?+I+oJh8Z9rWrD3dhEEg3HknYTZAHa1nm7zxjxPC5RJ4reZjpeKC7muHBnQva?= =?us-ascii?Q?KezSN89+Ik28EVQOfeOztMpxnre0rUtQ+izjVbujtKXbYzsAIanaD8qTUHBU?= =?us-ascii?Q?1glxcP1o6E1EdrBRrEwWNY57OUIUtqhrZtBo25AO6EdubV0npsXW69IiWbLP?= =?us-ascii?Q?6KSr2H0UoohedIyghFnPqcnYBcb6AhTuJXWm9iJhxhHYmUXJRL3fG+pUNQ1T?= =?us-ascii?Q?d6wOwjDrvzdYtLRVf56OhUtq3Y9nGbl94CB/LTGdTu6ilj4MDTSxrtsRF7FS?= =?us-ascii?Q?/7nhfXPjmfp0DXlg3jn3d+udM6NcpuNxMWHMEImj0nrV3KN7zshO2WOpA3WR?= =?us-ascii?Q?HOsbL4joXkMzbFSIY6FbwPpaWg6zvhuUvpFndVFgSU2aH++wnIT/d7fPAXr4?= =?us-ascii?Q?fagoviLPLnOpVtePH6kd61PBw+LcTGzTNaN0+RFQH0d3uQMSbr2MxjS5uTXy?= =?us-ascii?Q?D7jXAix6YGUj35reZoqaoR3KQyBXJRYE8h8xhkKSUlSGikrVkHmY23zRNMyA?= =?us-ascii?Q?ke/1/kbnAe3PAvZOJafZS8VkcAOaIlWQkewWf5si/FesR/QC+aVTT2TRyxel?= =?us-ascii?Q?pRyk5ONbGfBKDaMuj71BugX4UmtILoGq50cu+Sti/X9G6zCmHRvMk4cWdcui?= =?us-ascii?Q?bVMW5gm2SYKAtTVL1TEtWo0=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9544e934-3b7b-4ba8-795d-08d9f05be906 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Feb 2022 08:19:39.3403 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: PnA2zoborvwgSfOsg3je4wlsZNBrzL17kIiQgauYuBeoyR+xQ7qp9Xi7p6g5WYS/7NDg3++eErQzzUqSz1VyIA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB5940 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan i.MX93 CCM ROOT clock has a mux, gate and divider in one register, here is to combine all these into one composite clk and simplify clk tree. i.MX93 CCM is a new IP compared with i.MX8M, so introduce a new file. Signed-off-by: Peng Fan --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-composite-93.c | 93 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 9 +++ 3 files changed, 103 insertions(+) create mode 100644 drivers/clk/imx/clk-composite-93.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index b5e040026dfb..15549a1c332f 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -4,6 +4,7 @@ mxc-clk-objs +=3D clk.o mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o +mxc-clk-objs +=3D clk-composite-93.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-composite-93.c b/drivers/clk/imx/clk-compo= site-93.c new file mode 100644 index 000000000000..b44619aa5ca5 --- /dev/null +++ b/drivers/clk/imx/clk-composite-93.c @@ -0,0 +1,93 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2021 NXP + * + * Peng Fan + */ + +#include +#include +#include +#include +#include + +#include "clk.h" + +#define CCM_DIV_SHIFT 0 +#define CCM_DIV_WIDTH 8 +#define CCM_MUX_SHIFT 8 +#define CCM_MUX_MASK 3 +#define CCM_OFF_SHIFT 24 + +#define AUTHEN_OFFSET 0x30 +#define TZ_NS_SHIFT 9 +#define TZ_NS_MASK BIT(9) + +struct clk_hw *imx93_clk_composite_flags(const char *name, const char * co= nst *parent_names, + int num_parents, void __iomem *reg, + unsigned long flags) +{ + struct clk_hw *hw =3D ERR_PTR(-ENOMEM), *mux_hw; + struct clk_hw *div_hw, *gate_hw; + struct clk_divider *div =3D NULL; + struct clk_gate *gate =3D NULL; + struct clk_mux *mux =3D NULL; + bool clk_ro =3D false; + + mux =3D kzalloc(sizeof(*mux), GFP_KERNEL); + if (!mux) + goto fail; + + mux_hw =3D &mux->hw; + mux->reg =3D reg; + mux->shift =3D CCM_MUX_SHIFT; + mux->mask =3D CCM_MUX_MASK; + mux->lock =3D &imx_ccm_lock; + + div =3D kzalloc(sizeof(*div), GFP_KERNEL); + if (!div) + goto fail; + + div_hw =3D &div->hw; + div->reg =3D reg; + div->shift =3D CCM_DIV_SHIFT; + div->width =3D CCM_DIV_WIDTH; + div->lock =3D &imx_ccm_lock; + div->flags =3D CLK_DIVIDER_ROUND_CLOSEST; + + if (!(readl(reg + AUTHEN_OFFSET) & TZ_NS_MASK)) + clk_ro =3D true; + + if (clk_ro) { + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ro_ops, div_hw, + &clk_divider_ro_ops, NULL, NULL, flags); + } else { + gate =3D kzalloc(sizeof(*gate), GFP_KERNEL); + if (!gate) + goto fail; + + gate_hw =3D &gate->hw; + gate->reg =3D reg; + gate->bit_idx =3D CCM_OFF_SHIFT; + gate->lock =3D &imx_ccm_lock; + gate->flags =3D CLK_GATE_SET_TO_DISABLE; + + hw =3D clk_hw_register_composite(NULL, name, parent_names, num_parents, + mux_hw, &clk_mux_ops, div_hw, + &clk_divider_ops, gate_hw, + &clk_gate_ops, flags | CLK_SET_RATE_NO_REPARENT); + } + + if (IS_ERR(hw)) + goto fail; + + return hw; + +fail: + kfree(gate); + kfree(div); + kfree(mux); + return ERR_CAST(hw); +} +EXPORT_SYMBOL_GPL(imx93_clk_composite_flags); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 7d220a01de1f..63eb7c53b123 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -419,6 +419,15 @@ struct clk_hw *__imx8m_clk_hw_composite(const char *na= me, IMX_COMPOSITE_FW_MANAGED, \ IMX_COMPOSITE_CLK_FLAGS_CRITICAL_GET_RATE_NO_CACHE) =20 +struct clk_hw *imx93_clk_composite_flags(const char *name, + const char * const *parent_names, + int num_parents, + void __iomem *reg, + unsigned long flags); +#define imx93_clk_composite(name, parent_names, num_parents, reg) \ + imx93_clk_composite_flags(name, parent_names, num_parents, reg, \ + CLK_SET_RATE_NO_REPARENT | CLK_OPS_PARENT_ENABLE) + struct clk_hw *imx_clk_hw_divider_gate(const char *name, const char *paren= t_name, unsigned long flags, void __iomem *reg, u8 shift, u8 width, u8 clk_divider_flags, const struct clk_div_table *table, --=20 2.25.1 From nobody Mon Jun 29 06:32:28 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C91E3C4332F for ; Tue, 15 Feb 2022 08:19:53 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235388AbiBOIUB (ORCPT ); Tue, 15 Feb 2022 03:20:01 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:56482 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235394AbiBOIT5 (ORCPT ); Tue, 15 Feb 2022 03:19:57 -0500 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70082.outbound.protection.outlook.com [40.107.7.82]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1AED69D4C7; Tue, 15 Feb 2022 00:19:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=RE7tp/KPXbqQO7vXQsxBtbiqnUSL1Xnb9Q0FmKfg2VfYn3kdPro6ObAymxtxwxUjIcWb65/EhF3wMchsxTGKp2eT6FMssnY2MiUPMfE6p7FjzMjS014Dir/PTEi0P08n6zY5aIcfyJ4IQNWDJk6NiaMA05l7+ZPeLh8qLLOSubuCct0InxjEVHonW7ep+DHOejjJqEJ1L7rQGkoDK2XkrZEGjlgvNXKCj9O8Me/b2hIx2gqLKC4MqYFsOMlOPfJM+ze/PDZx5U/3IPhTEJUXucbimhOFZJB6sSeI59x3dzOMZrQkyOopGDPfb6kbHw/uk/hslp5PiMrewnAjsOsbaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Az6rHMKsLE/50LMBNctvHUf5P3emdiIKEQvq2zfcbnk=; b=fLsIOimSl3OFTBuZGtlWkfkIsuwmehf3CgUmidxGoO4romCEkBLehwGll6rG/Duy1rjZfhgibQhY6AWfIiU+lZYXOW8SOftmt+hF7YFUFaK+jBcSaXG7A4HwjkG5/c9cA9gDclqxUkM4MnAwQdyhbvyySplZYX2aCHa0ZgdEU+jk4nHrzVY3IU5vEo44+gNVh2b/zwPRFUiMQtAlKilI24uR2zRsAIFvN3JW4G1ENvus5zl20i0frJ0V12yWI2BSKytwY4s1C0PqgufD6gqnAm/znPZNL128ipFQww+IuKMHCe0TcKAxMgmze81TODKDkH+SY2WhqCNPwYQ1oElNgw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Az6rHMKsLE/50LMBNctvHUf5P3emdiIKEQvq2zfcbnk=; b=iGTfZgm+rWUIza0jduwr/FPkbc44dZGqzBYj4LmRm1sRmMbK0aUVS/tzDqZDnJJ5lYo7OZwTKYXkVlzVYDcIg6+TDLB4HP4dT2GyKsE0dbllzpOzOiJz2g/ql72xBZK0v+b6BeWIspRI7uS1LBcQZ/v0GUKvCa8ZbgMX56PEu14= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB5940.eurprd04.prod.outlook.com (2603:10a6:208:117::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4975.18; Tue, 15 Feb 2022 08:19:43 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e%7]) with mapi id 15.20.4975.018; Tue, 15 Feb 2022 08:19:43 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH 3/4] clk: imx: support fracn gppll Date: Tue, 15 Feb 2022 16:18:34 +0800 Message-Id: <20220215081835.790311-4-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220215081835.790311-1-peng.fan@oss.nxp.com> References: <20220215081835.790311-1-peng.fan@oss.nxp.com> Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2P153CA0026.APCP153.PROD.OUTLOOK.COM (2603:1096:4:190::18) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 7fd4b2e7-7d3d-484e-f919-08d9f05beb61 X-MS-TrafficTypeDiagnostic: AM0PR04MB5940:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:655; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: xh9sZ9kSjFUQgr40n57kaVwXF3STZruJ24QsjAjk6Al+EO5kSTwZUylTlDLDkfunmKEMWaql3rMcUKtHrf0CSVkwa0At/vFbJJdfeMWZjoyzIrnCWMGhMhZByUyjnliAI5vGqPj5qypEe94xO7Is2cpJMqJ1SqUMggeG3AHt0aAh0MEf1zOcZb6II18EPODLXU7hnljUWEXO69JxqJyN0S2xfNKn+EB3tTzSiGwS/cJwIWgEVj7WAYx/pdd74MWrqPthbvNpvnubMx0rLw0g0mCTrPC3xhdg4MH9loUwQH3FnEaWeR48BqvG15U2APB4IdQJtBK+9Iiw3hBppfBdTq9s0vYZSNG/GuPrm4m1WOCJ9U8lJzLqbX8/X7OFjnWN3E9465E7k/DqWI5RbIqf9lgy7jftnoGZqiFnOLUlGbASWKQgjOt7o1mrGFM9MPSHCynPiG9Mqr0L5GD7yDFinQh2coXdV7AgBXLUC8HV714H99Y1hFZmSi3BBx+VKvmUQzxRmbmWBj+4Yd9DjiRiXVje8ZEyVsBs8M+kEg8swKvj+WuFpHNrWbNfQLiOQtjHqs9Mh5Wii/uo4uiHyQV4RVtwSeI0n8NyLNE1/l1jd/kpzolfqwj9Jk0BD3x6J2WbzvLjidGXikgn1Y4JvSfeynHI/MiepSMvjVpTxCVWfHTByrJTe797zmlwldXJbabEcCyIjQzsEBgtLaq/hnbs4kcJrIZQKYd0P3igQtih+uF1F12FtW0bKHwgZHzv/BS5fItsxSuZjOIxR+kq+4NCyg== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(316002)(186003)(6486002)(26005)(83380400001)(5660300002)(1076003)(508600001)(86362001)(30864003)(2616005)(6666004)(2906002)(38100700002)(66946007)(66556008)(8936002)(66476007)(4326008)(7416002)(6512007)(52116002)(8676002)(6506007)(38350700002)(56820400005)(54580400013);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?RzU1ejlCR2lyd1doNDEyOVNEdThMSW5UQ0RqQndqZlRORUtjYUxUUG1pVkdn?= =?utf-8?B?TXpNOFRhN0dCTWNWZTd5Vnl4VzVQYjVHMytKb0dyY1BXQnljeGM1bmdVUTNu?= =?utf-8?B?eCtkaFl1SklsdHRKZlRieUtKZTFacVMwbjgwcTlIbFVMM0tRa0xpZ3VKZHZQ?= =?utf-8?B?dWFoeVVaeWhZS2lyM3V2eUZpQmUvbkxwVjRMK2lha1ZtMGFuV0dRRDUwdjlH?= =?utf-8?B?Z2lSczVXNU9ab3VLUy9pbzQ0dWt5cmEwY0paSFByeDJnMFE4WGRIUlJqTWdh?= =?utf-8?B?dldEYTIzaE5LQjFMUHc2bnFNdG1VaTNsZmZvbDlhUjFUc2hBK0Z6eE5JVDJC?= =?utf-8?B?UnpxdEVHSHFEM3h0dDJZUEJzTHdmVW9uTHcwOG52OFNDT0g2dVlYdEN1T2V6?= =?utf-8?B?TzNWbXJhemhaQktiNkFDbS9pV1ZQamFjbjBYWU9SRWlHKzRYUmFQRnlhaUVD?= =?utf-8?B?WmxadTllWmVaQk5iODgzSHFmREYwMG5raTRzUmxHRWFxQkMrSU9OU2c3SjZq?= =?utf-8?B?WnBFR1JHTXFLbDJuTWZJS21vdGdsUWFvZUdnc2xQNkI3eUZ0cjZZY1VHSS9O?= =?utf-8?B?ek9rOUE5WmQ4UytCeGJ5aGVSdnR5MXQyekIrbnVFUlF3NTBKNjBiOVQyYmZ6?= =?utf-8?B?WVh6SzdLcFcxRGlVRzY3M1BUZTJxMDJEZzhZVHhNWWwzOVFHRGQxbGdERVFq?= =?utf-8?B?bFNPbENGaHFQYnpLRTY4QnAvN0F3ZllWd2VBTnJuc1JvWjRDK0MrWUJjRVF0?= =?utf-8?B?ODBNSkoveHlZYWZLMmFFUDRURlJSR21id2VvQVVrSXRvRGh1azlWZXNnSXla?= =?utf-8?B?Vm1FV1Y1WEhJSzB4bFFzWTdjdkVaS3l3Yk1nQ092UUJJQWRqQVNXUGxCOEdK?= =?utf-8?B?MDZtZFlxbXNyK2ZJZ1J2bnkvSldNb2h3WlRHVllBM2xCTTc4R01BN2RtWXBR?= =?utf-8?B?M0RoOUJadUg2RG5LS1kvYy9sdTAzOUpidWNTN3JLOW0ybDBoNUxySStMeFc5?= =?utf-8?B?cGNROVBJNVJhanhNNjVaRzJkdTlUM01CcXRHdjhidEV4TTE1WEVkS3RrbE9R?= =?utf-8?B?WWNTdm51VEhncnQ2NVpDU05nZEl6REdFdXRlV2JxTCtRTUpFOWc2RjlkYW1J?= =?utf-8?B?QUZ3ZGxzTjB0R0NUaTNoSUlpWGYxcHMyYm5YaGdxd01zbURiZ3FUdWxJamZZ?= =?utf-8?B?aTFvTGd3ZzVtWmtIRk1KOFUwMk8xb3BBSjR4cE16R2lIRVVtbk4wR09kK3VO?= =?utf-8?B?eEtGVkoxd0g0U0hCWG5iQUtHNGdqS0t4MzB0Q3k1andLNEpQbGdsb3pEQjdo?= =?utf-8?B?NXZYYmRVR1VTQjBYbE5NanB3WlJjNWE2WFBFSXRmdnJuUGJIU0dxTWVJSmRx?= =?utf-8?B?dlZYdzJ3RFBUczkzTm5SL3dsMk1nYU1WU1I3eEYwOEptbkdNdHJ0c2NwcHJT?= =?utf-8?B?bFg2dWRlQ05PZ0o3alhqaElYMGlGWmJCV0h4cFdWS3lXNVdPWTRONHN0b1dh?= =?utf-8?B?aWVLQk4zcWJJVDRoU0J5VE9BN2ZKWCtBNU9qNUNlaU5XYTZUNzR0TjRiWUxy?= =?utf-8?B?am9kZU9Fa0FSSnFmMWVDWCt4OTlOVkJQL3NyTW95bFRRK2JUZ29DWVNnZlRs?= =?utf-8?B?Y0hUNjRpOHBGK2RJQnJwc3FidURGaS85dW1DSFdudWRPdnFOci9xTkFtM2JU?= =?utf-8?B?Zmg4cFlPQzdoL2VyaEFST3VQd0ZFZGNQc2FOZHpRVkJYYVlKd0hoK1UxY0o5?= =?utf-8?B?aVpTa2dyQ2JXcnNRQkxJZ1NTQTAxOUFtT3h5elFzMWJEc21mQ09SaEpzZlZU?= =?utf-8?B?emYvQnpya0lxVjlhT3BDUHFheW5DMGVUU2FQODRoZWlHVi9HNExvQS9HVGRE?= =?utf-8?B?Y0dyOVNjR2tzTmhsL3ZPbU1wMklZc1VnZnlKZDNxOHl6UFRGS3BtYnRrSkF1?= =?utf-8?B?cEhpR1B3TXU0MlVWaWx4aXY0MFVWOStPbjRrQmNGQWh3WWJpbDF1eC9yN3Rh?= =?utf-8?B?OTVCNGcxRkovbXlVMmhIeXlBbndOZElQaCtKMWFlc2RydGJmb2xxdVdzSFBn?= =?utf-8?B?U3NSRGJkUi9HOFZZYzNXSkpiMWJKL1pVN0tJNGt0REdaT1YycS9oaXV5TTVD?= =?utf-8?B?QW5ydnFWR0dNaUo0NnYreGlKdEdaUitpV3FSNlU2dFNiZDR6OWhybHlwTnMr?= =?utf-8?Q?Q2p7w9LxLBhaAmD+qI866pM=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7fd4b2e7-7d3d-484e-f919-08d9f05beb61 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Feb 2022 08:19:43.4516 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ygO73wJguYMh7MDKA3hSCqkjYn1zZX4q1/VZ/qZ7Zrm8wBuTDWKqcOTHg8x2r8z8sJJGSdLuQCwriluGBhpMXw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB5940 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Peng Fan This PLL module is a Fractional-N synthesizer, supporting 30-bit numerator and denominator. Numerator is a signed number. It has feature to adjust fractional portion of feedback divider dynamically. This fracn gppll is used in i.MX93. Signed-off-by: Peng Fan Reported-by: kernel test robot --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-fracn-gppll.c | 327 ++++++++++++++++++++++++++++++ drivers/clk/imx/clk.h | 21 ++ 3 files changed, 349 insertions(+) create mode 100644 drivers/clk/imx/clk-fracn-gppll.c diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 15549a1c332f..717a33c7ed50 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -5,6 +5,7 @@ mxc-clk-objs +=3D clk-busy.o mxc-clk-objs +=3D clk-composite-7ulp.o mxc-clk-objs +=3D clk-composite-8m.o mxc-clk-objs +=3D clk-composite-93.o +mxc-clk-objs +=3D clk-fracn-gppll.o mxc-clk-objs +=3D clk-cpu.o mxc-clk-objs +=3D clk-divider-gate.o mxc-clk-objs +=3D clk-fixup-div.o diff --git a/drivers/clk/imx/clk-fracn-gppll.c b/drivers/clk/imx/clk-fracn-= gppll.c new file mode 100644 index 000000000000..a4512b216ad5 --- /dev/null +++ b/drivers/clk/imx/clk-fracn-gppll.c @@ -0,0 +1,327 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +#define PLL_CTRL 0x0 +#define CLKMUX_BYPASS BIT(2) +#define CLKMUX_EN BIT(1) +#define POWERUP_MASK BIT(0) + +#define PLL_ANA_PRG 0x10 +#define PLL_SPREAD_SPECTRUM 0x30 + +#define PLL_NUMERATOR 0x40 +#define PLL_MFN_MASK GENMASK(31, 2) +#define PLL_MFN_SHIFT 2 + +#define PLL_DENOMINATOR 0x50 +#define PLL_MFD_MASK GENMASK(29, 0) + +#define PLL_DIV 0x60 +#define PLL_MFI_MASK GENMASK(24, 16) +#define PLL_MFI_SHIFT 16 +#define PLL_RDIV_MASK GENMASK(15, 13) +#define PLL_RDIV_SHIFT 13 +#define PLL_ODIV_MASK GENMASK(7, 0) + +#define PLL_DFS_CTRL(x) (0x70 + (x) * 0x10) + +#define PLL_STATUS 0xF0 +#define LOCK_STATUS BIT(0) + +#define DFS_STATUS 0xF4 + +#define LOCK_TIMEOUT_US 200 + +#define PLL_FRACN_GP(_rate, _mfi, _mfn, _mfd, _rdiv, _odiv) \ + { \ + .rate =3D (_rate), \ + .mfi =3D (_mfi), \ + .mfn =3D (_mfn), \ + .mfd =3D (_mfd), \ + .rdiv =3D (_rdiv), \ + .odiv =3D (_odiv), \ + } + +struct clk_fracn_gppll { + struct clk_hw hw; + void __iomem *base; + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; +}; + +#define to_clk_fracn_gppll(_hw) container_of(_hw, struct clk_fracn_gppll, = hw) + +/* + * Fvco =3D =F0=9D=90=B9=F0=9D=91=9F=F0=9D=91=92=F0=9D=91=93=E2=88=99(=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=BC+=F0=9D=91=80=F0=9D=90=B9=F0=9D=91=81/=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=B7) + * Fout =3D Fvco / (rdiv * odiv) + */ +static const struct imx_fracn_gppll_rate_table fracn_tbl[] =3D { + PLL_FRACN_GP(650000000U, 81, 0, 0, 0, 3), + PLL_FRACN_GP(594000000U, 198, 0, 0, 0, 8), + PLL_FRACN_GP(560000000U, 70, 0, 0, 0, 3), + PLL_FRACN_GP(400000000U, 50, 0, 0, 0, 3), + PLL_FRACN_GP(393216000U, 81, 92, 100, 0, 5) +}; + +struct imx_fracn_gppll_clk imx_fracn_gppll =3D { + .rate_table =3D fracn_tbl, + .rate_count =3D ARRAY_SIZE(fracn_tbl), +}; +EXPORT_SYMBOL_GPL(imx_fracn_gppll); + +static const struct imx_fracn_gppll_rate_table * +imx_get_pll_settings(struct clk_fracn_gppll *pll, unsigned long rate) +{ + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + for (i =3D 0; i < pll->rate_count; i++) + if (rate =3D=3D rate_table[i].rate) + return &rate_table[i]; + + return NULL; +} + +static long clk_fracn_gppll_round_rate(struct clk_hw *hw, unsigned long ra= te, + unsigned long *prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + int i; + + /* Assumming rate_table is in descending order */ + for (i =3D 0; i < pll->rate_count; i++) + if (rate >=3D rate_table[i].rate) + return rate_table[i].rate; + + if (i =3D=3D pll->rate_count) + pr_err("Not able to round rate for %s: %lu\n", clk_hw_get_name(hw), rate= ); + + /* return minimum supported value */ + return rate_table[i - 1].rate; +} + +static unsigned long clk_fracn_gppll_recalc_rate(struct clk_hw *hw, unsign= ed long parent_rate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate_table =3D pll->rate_table; + u32 pll_numerator, pll_denominator, pll_div; + u32 mfi, mfn, mfd, rdiv, odiv; + u64 fvco =3D parent_rate; + long rate =3D 0; + int i; + + pll_numerator =3D readl_relaxed(pll->base + PLL_NUMERATOR); + mfn =3D (pll_numerator & PLL_MFN_MASK) >> PLL_MFN_SHIFT; + + pll_denominator =3D readl_relaxed(pll->base + PLL_DENOMINATOR); + mfd =3D pll_denominator & PLL_MFD_MASK; + + pll_div =3D readl_relaxed(pll->base + PLL_DIV); + mfi =3D (pll_div & PLL_MFI_MASK) >> PLL_MFI_SHIFT; + + rdiv =3D (pll_div & PLL_RDIV_MASK) >> PLL_RDIV_SHIFT; + rdiv =3D rdiv + 1; + odiv =3D pll_div & PLL_ODIV_MASK; + switch (odiv) { + case 0: + odiv =3D 2; + break; + case 1: + odiv =3D 3; + break; + default: + break; + } + + /* + * Sometimes, the recalculated rate has deviation due to + * the frac part. So find the accurate pll rate from the table + * first, if no match rate in the table, use the rate calculated + * from the equation below. + */ + for (i =3D 0; i < pll->rate_count; i++) { + if (rate_table[i].mfn =3D=3D mfn && rate_table[i].mfi =3D=3D mfi && + rate_table[i].mfd =3D=3D mfd && rate_table[i].rdiv =3D=3D rdiv && + rate_table[i].odiv =3D=3D odiv) + rate =3D rate_table[i].rate; + } + + /* Fvco =3D =F0=9D=90=B9=F0=9D=91=9F=F0=9D=91=92=F0=9D=91=93=E2=88=99(=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=BC+=F0=9D=91=80=F0=9D=90=B9=F0=9D=91=81/=F0= =9D=91=80=F0=9D=90=B9=F0=9D=90=B7) */ + fvco =3D fvco * mfi + fvco * mfn / mfd; + + do_div(fvco, rdiv * odiv); + + return rate ? (unsigned long) rate : (unsigned long)fvco; +} + +static int clk_fracn_gppll_wait_lock(struct clk_fracn_gppll *pll) +{ + u32 val; + + return readl_poll_timeout(pll->base + PLL_STATUS, val, + val & LOCK_STATUS, 0, LOCK_TIMEOUT_US); +} + +static int clk_fracn_gppll_set_rate(struct clk_hw *hw, unsigned long drate, + unsigned long prate) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + const struct imx_fracn_gppll_rate_table *rate; + u32 tmp, pll_div, ana_mfn; + int ret; + + rate =3D imx_get_pll_settings(pll, drate); + if (!rate) { + pr_err("%s: Invalid rate : %lu for pll clk %s\n", __func__, + drate, clk_hw_get_name(hw)); + return -EINVAL; + } + + /* Disable output */ + tmp =3D readl_relaxed(pll->base + PLL_CTRL); + tmp &=3D ~CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Power Down */ + tmp &=3D ~POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Disable BYPASS */ + tmp &=3D ~CLKMUX_BYPASS; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + pll_div =3D (rate->rdiv << PLL_RDIV_SHIFT) | rate->odiv | (rate->mfi << P= LL_MFI_SHIFT); + writel_relaxed(pll_div, pll->base + PLL_DIV); + writel_relaxed(rate->mfd, pll->base + PLL_DENOMINATOR); + writel_relaxed(rate->mfn << PLL_MFN_SHIFT, pll->base + PLL_NUMERATOR); + + /* Wait for 5us according to fracn mode pll doc */ + udelay(5); + + /* Enable Powerup */ + tmp |=3D POWERUP_MASK; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + /* Wait Lock*/ + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + /* Enable output */ + tmp |=3D CLKMUX_EN; + writel_relaxed(tmp, pll->base + PLL_CTRL); + + ana_mfn =3D (readl_relaxed(pll->base + PLL_STATUS) & PLL_MFN_MASK) >> PLL= _MFN_SHIFT; + + WARN(ana_mfn !=3D rate->mfn, "ana_mfn !=3D rate->mfn\n"); + + return 0; +} + +static int clk_fracn_gppll_prepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + int ret; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + if (val & POWERUP_MASK) + return 0; + + val |=3D CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); + + val |=3D CLKMUX_EN; + writel_relaxed(val, pll->base + PLL_CTRL); + + ret =3D clk_fracn_gppll_wait_lock(pll); + if (ret) + return ret; + + val &=3D ~CLKMUX_BYPASS; + writel_relaxed(val, pll->base + PLL_CTRL); + + return 0; +} + +static int clk_fracn_gppll_is_prepared(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + + return (val & POWERUP_MASK) ? 1 : 0; +} + +static void clk_fracn_gppll_unprepare(struct clk_hw *hw) +{ + struct clk_fracn_gppll *pll =3D to_clk_fracn_gppll(hw); + u32 val; + + val =3D readl_relaxed(pll->base + PLL_CTRL); + val &=3D ~POWERUP_MASK; + writel_relaxed(val, pll->base + PLL_CTRL); +} + +static const struct clk_ops clk_fracn_gppll_ops =3D { + .prepare =3D clk_fracn_gppll_prepare, + .unprepare =3D clk_fracn_gppll_unprepare, + .is_prepared =3D clk_fracn_gppll_is_prepared, + .recalc_rate =3D clk_fracn_gppll_recalc_rate, + .round_rate =3D clk_fracn_gppll_round_rate, + .set_rate =3D clk_fracn_gppll_set_rate, +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk) +{ + struct clk_fracn_gppll *pll; + struct clk_hw *hw; + struct clk_init_data init; + int ret; + + pll =3D kzalloc(sizeof(*pll), GFP_KERNEL); + if (!pll) + return ERR_PTR(-ENOMEM); + + init.name =3D name; + init.flags =3D pll_clk->flags; + init.parent_names =3D &parent_name; + init.num_parents =3D 1; + init.ops =3D &clk_fracn_gppll_ops; + + pll->base =3D base; + pll->hw.init =3D &init; + pll->rate_table =3D pll_clk->rate_table; + pll->rate_count =3D pll_clk->rate_count; + + hw =3D &pll->hw; + + ret =3D clk_hw_register(NULL, hw); + if (ret) { + pr_err("%s: failed to register pll %s %d\n", __func__, name, ret); + kfree(pll); + return ERR_PTR(ret); + } + + return hw; +} +EXPORT_SYMBOL_GPL(imx_clk_fracn_gppll); diff --git a/drivers/clk/imx/clk.h b/drivers/clk/imx/clk.h index 63eb7c53b123..a7cbbcd1a3f4 100644 --- a/drivers/clk/imx/clk.h +++ b/drivers/clk/imx/clk.h @@ -72,6 +72,27 @@ extern struct imx_pll14xx_clk imx_1416x_pll; extern struct imx_pll14xx_clk imx_1443x_pll; extern struct imx_pll14xx_clk imx_1443x_dram_pll; =20 +/* NOTE: Rate table should be kept sorted in descending order. */ +struct imx_fracn_gppll_rate_table { + unsigned int rate; + unsigned int mfi; + unsigned int mfn; + unsigned int mfd; + unsigned int rdiv; + unsigned int odiv; +}; + +struct imx_fracn_gppll_clk { + const struct imx_fracn_gppll_rate_table *rate_table; + int rate_count; + int flags; +}; + +struct clk_hw *imx_clk_fracn_gppll(const char *name, const char *parent_na= me, void __iomem *base, + const struct imx_fracn_gppll_clk *pll_clk); + +extern struct imx_fracn_gppll_clk imx_fracn_gppll; + #define imx_clk_cpu(name, parent_name, div, mux, pll, step) \ to_clk(imx_clk_hw_cpu(name, parent_name, div, mux, pll, step)) =20 --=20 2.25.1 From nobody Mon Jun 29 06:32:28 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 81A65C4332F for ; Tue, 15 Feb 2022 08:19:57 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235397AbiBOIUE (ORCPT ); Tue, 15 Feb 2022 03:20:04 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:56580 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235376AbiBOIUC (ORCPT ); Tue, 15 Feb 2022 03:20:02 -0500 Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70044.outbound.protection.outlook.com [40.107.7.44]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D8EA79BBB0; Tue, 15 Feb 2022 00:19:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=h+S7VRXAwa6sKwKbXXgutRLsm1pKdlgCwqtBBx250jRc81D15VcYzHw6cJ0YrrR+elBJlsODbyzXiQ1wq4wDdYmdjspkQ4oUFdDqZk7fNUA5TJQsLzRuC4QXwxOg1eaV8lkSIsb18q2c3c8bmmtEB1ZelgY6TIOvCiyxa7KI4CPne7eu796ZO53KoX+sLqfFTwDPmhF0GIPi5qUUe4quAfoTQD/GpO4GATgX239Z4Q9rpae1O5xwINRK+Ka3AsV0vUlnsKnmrss9yscCxexG4wNU9+zrE8XdLh07EXpwHjrvg1l1V7OlnoNslcvB9OLRhfZ9Dud9DdsiMO7Ss0npOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dXItFWMuMrVqTwjazPRaPuFLO5XG8JYnc41M8qHOPqk=; b=bkP+KI5P5ExQbMJm+jtV1sqVOoXBP6zKNdiAK5jRAxrl5rRuHI0/H8oAnf0A0jFNSa7iJ9BB/UFtFwk6WFmZiWnzM8F3yWVkFtWVyI4MoNcLaWAfbOtHUsvZ2kKMIK8VZzE7fp//0CC0p9PETuLLg2RLWPsRtJ2KpwcYuA9JytMyBzHsXDycIfwjpdnofFp0fcI09/lz43XIuwuEj/S/+DFyF45vugcdukrEEXvDoJewT2g6qbM6nmtSXhwYhCK0NlFvzCV3Y1cnO+UF6HO6yKhDGvBYKw/3hM63BlP1MpSEF6EdGeuq3BD6D5Wda+Hi1/zgb/K8U1AdbRO1y86RRA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dXItFWMuMrVqTwjazPRaPuFLO5XG8JYnc41M8qHOPqk=; b=BgxSc06P1JVqMk6HMokxU0wHxx9LeF8WWC7C8bn+7ixdsRmrctvCufxEBY/OXNI2xkTEgALHhlEbyIK4azkAY4nDyEO4xSfzFCJoA61n7r9HC+mW5OR48DeQXTPE9ZekK8CN8eHUF1S0UdXiLbbr5jX/qAXxHE308mPH7d8+MU0= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com; Received: from DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) by AM0PR04MB5940.eurprd04.prod.outlook.com (2603:10a6:208:117::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4975.18; Tue, 15 Feb 2022 08:19:47 +0000 Received: from DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e]) by DU0PR04MB9417.eurprd04.prod.outlook.com ([fe80::448c:19d:ca9a:123e%7]) with mapi id 15.20.4975.018; Tue, 15 Feb 2022 08:19:47 +0000 From: "Peng Fan (OSS)" To: sboyd@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, abel.vesa@nxp.com Cc: kernel@pengutronix.de, festevam@gmail.com, linux-imx@nxp.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Peng Fan Subject: [PATCH 4/4] clk: imx: add i.MX93 clk Date: Tue, 15 Feb 2022 16:18:35 +0800 Message-Id: <20220215081835.790311-5-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220215081835.790311-1-peng.fan@oss.nxp.com> References: <20220215081835.790311-1-peng.fan@oss.nxp.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SI2P153CA0026.APCP153.PROD.OUTLOOK.COM (2603:1096:4:190::18) To DU0PR04MB9417.eurprd04.prod.outlook.com (2603:10a6:10:358::11) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 011f10be-f3ac-471a-8c07-08d9f05bedd7 X-MS-TrafficTypeDiagnostic: AM0PR04MB5940:EE_ X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:2803; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wJ2ZtOTJkfFHgmi/tgZ5d9pQkvaVAWUSsMo5/tnsQxkBj8HNP+zosxZ7pqEWIBnR0swLUUUa1wAy6DwdPSxcXH8n2oMVWzdlwVbviVw2iLcMhtnu1iIU8V1gJHZJb0fONU13qpoKJq+k9eEj/RfaxfsNccil1ix3gLXjyvAM22NxxQew7AfluOAJ1tmXqmk/bGezy1jZ79B7vCafjQJx0abLbk+6D6EL8etZmkyy7EiCpWwgy7Jx6ay+dP6kfQzNtqH1LwL6OjNvK+YJTvSU3tHoDvI8pYLS75CXUyw/AtxH0m2r+x+yfNIOstub2XRfYOH0Ow2Fd7reInqORyCa8Mp5AAp0OzdJ6mchFo1YJHLnW0rU6mdp/ht1FxqmUX+j+uz8o48sLDuHSizBLI+kkOw0Jss4dBwfSn4FL1DUGw8xqpGSxaO5EFSxdPysRvArld7KK9A62sTmRAH22aMDkU2ty7Iw9gqZTOqeg+t7d5fSkeaproNuxzZOgMoaTDWdJC1Ge9pp/Y48vwUIxIl86VcBE1T0RfK9MkteDOYxAnhqSyb4zVp37qgw+L/DeMWacowQd8ngfkSU+xeKa9bYEXhYsex4t12hT8Litilk3VvjHaVDrhlgAByjnbu6L6jh6jTOlsNAoRL/MyHXij8fSCxlC+V34VqW36rMz9J/mjAuzYf+OHHFdes3XRGqdRPjy3tUO8unkByCoaZiHxj6IA== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DU0PR04MB9417.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230001)(4636009)(366004)(316002)(186003)(6486002)(26005)(83380400001)(5660300002)(1076003)(508600001)(86362001)(30864003)(2616005)(6666004)(2906002)(38100700002)(66946007)(66556008)(8936002)(66476007)(4326008)(7416002)(6512007)(52116002)(8676002)(6506007)(38350700002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?hgwRisT/c6xSCfQjX1od3tjySkorXcA3EAWZvVF75IweLaV6i3U9+Wj1fE6A?= =?us-ascii?Q?79LKiYkBQPrcUAFfsTfk/z8I63nt+zQo/W1pRW8BuQSqQsPAcuPD+x34BbVM?= =?us-ascii?Q?RaCY2tCMQGt7sdYA1tWNDxFtjX0EfEIARVv6i571M8fNbw6BetYOumioCrGR?= =?us-ascii?Q?/RQaelrj+fsAyo3D19Q22jHh0TduTVnvI6wjbvi30niBowzAgq4GiDwm/7z8?= =?us-ascii?Q?7nrEKdD9ffF1VJ7jT4+TR8X72GSKTbLGDWMEApm3lBlnDobyHiooWcw8KkhT?= =?us-ascii?Q?/liVQRh4Q8OxQEd9jcsffkdxmjHgtJjcouRo5CpIvdY2YzVakdEGwjiyD1Tl?= =?us-ascii?Q?2xh4+s6IEod7jDsEY+bY6XDEiY9Wlhu5rhUuhPmG0qKO4/odM35YznYn0u6B?= =?us-ascii?Q?lUiJ9EYSXUpI6oC+UX5GVLNQKFf2mlVI7CeRER6AJgHmzuLBCQWcGNzBj7Ay?= =?us-ascii?Q?Ko5E5HHzZIrT6V4/q9oH/XEYWnRTkupUUtCNYfxDDTO6LLd1fPq76Bwr+CPW?= =?us-ascii?Q?YLkcNnj8vzY6csrwhtgJ4bOoACfrV8B0MIsdwX7gmYzHuGk1gU8TqGPG/pPy?= =?us-ascii?Q?5I2RZsCImBjfm0bptLbP+Qddf1o0yvfRVEDHD2hbGqMaB6o4O/JT96N1i5Gz?= =?us-ascii?Q?CaYm8VAocQWHhLDU2HcuAiUPuhrfkpEHYVg8J2t6MHWvE0k8tci7PmmULWPK?= =?us-ascii?Q?I61WR7gRI8HSQs32GqVLFC2uur5QH3ajdaYko8jm0Ae9qfwAhoyzjf2iv9sM?= =?us-ascii?Q?DLZLQJ4cUe2afbuzgshMMK5B8iM1tabMq/yHP5xQSLXS+B4/9AOSGE97ibQB?= =?us-ascii?Q?gIQJfqbQXG7espuQ6svSLeBvjt0CuTMo2L8hOfqAzHxncG9H/U3zMf1GtV6r?= =?us-ascii?Q?LffNmtfqN2PKWl3whNFiyIxC1HCp/Rkl3H2KKpUsfK6whZ3tx+sJWsNndmY2?= =?us-ascii?Q?ZDZ9WVZlnWawu2oitHdHYXxkVy2w3M/oGa4XY5l4QUu2iGp76108+1nKEmql?= =?us-ascii?Q?jdomZYIuLRcmq03tBK95Nesyzx1LSSUFy/Y9jC+/IsmLrHsS/6vReX1rULqd?= =?us-ascii?Q?IpID8f59tc758zFYtn4pnBNVPGRZr4VLRnIuWnzVJMCWlJV8URAc169iSrZ9?= =?us-ascii?Q?kJEPa5+4Ol5ZJb+6eJT2SBz88ko5eT5EsC7taE/gIOTXfhmn64kwPLTEJ1p4?= =?us-ascii?Q?7kzvgcWU3RIyb4+Iolx0HvffOvwDYuigblVqMfIb4XwTRU0RviFq0gobbCEO?= =?us-ascii?Q?l2qljV3lY2U7iY2xiGVpb9rebZonHsuJS0DUFxylPNtIVMfecVxZ58l+oOGQ?= =?us-ascii?Q?tt1nAUffWspECOt8tfTQS8gjYNbmU/aVLRUzE4tXbq2jKkbuUoT2iveKV7n2?= =?us-ascii?Q?Yh7b+DnHbC8Ke4NZEDNT25IJzvDDQ969Ov/iitcAjVrwKTUoPFkVBB0Qolod?= =?us-ascii?Q?ef4QbTvVPm/hQJcEmQ8L152tUGDRw2F+b/iItXK84uO9oQqXTQMIVudJwh4h?= =?us-ascii?Q?01p12FDjfg1aZd5MRVme3abejG3WPId/3VdImrgAoAsiqAyecHFqvAIzfJPv?= =?us-ascii?Q?gbXIjZic71xQTFQCSGiYVV7sK0ukjGk33IxwgQ3oAC7BPjNPeMkZG+o+cDRw?= =?us-ascii?Q?UNC/StxrxaIy9BESI+/yDxI=3D?= X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 011f10be-f3ac-471a-8c07-08d9f05bedd7 X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Feb 2022 08:19:47.5620 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: oq1Kss1W59hlHDD0LumSAly+tI26YUgQ8Ofb8GjriV/oHyB5rQZhywXtoMqxD/UFsnnkVmFqpNqrz3ceUyPqWQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR04MB5940 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Peng Fan Note: This is based on uncompleted information including the composite clk. Just build pass, not verified. Signed-off-by: Peng Fan --- drivers/clk/imx/Kconfig | 6 + drivers/clk/imx/Makefile | 2 + drivers/clk/imx/clk-imx93.c | 338 ++++++++++++++++++++++++++++++++++++ 3 files changed, 346 insertions(+) create mode 100644 drivers/clk/imx/clk-imx93.c diff --git a/drivers/clk/imx/Kconfig b/drivers/clk/imx/Kconfig index c08edbd04d22..80a16c60b68f 100644 --- a/drivers/clk/imx/Kconfig +++ b/drivers/clk/imx/Kconfig @@ -105,3 +105,9 @@ config CLK_IMX8ULP select MXC_CLK help Build the driver for i.MX8ULP CCM Clock Driver + +config CLK_IMX93 + tristate "IMX93 CCM Clock Driver" + depends on ARCH_MXC || COMPILE_TEST + help + Build the driver for i.MX93 CCM Clock Driver diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 717a33c7ed50..66914437813e 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -28,6 +28,8 @@ obj-$(CONFIG_CLK_IMX8MN) +=3D clk-imx8mn.o obj-$(CONFIG_CLK_IMX8MP) +=3D clk-imx8mp.o obj-$(CONFIG_CLK_IMX8MQ) +=3D clk-imx8mq.o =20 +obj-$(CONFIG_CLK_IMX93) +=3D clk-imx93.o + obj-$(CONFIG_MXC_CLK_SCU) +=3D clk-imx-scu.o clk-imx-lpcg-scu.o clk-imx-scu-$(CONFIG_CLK_IMX8QXP) +=3D clk-scu.o clk-imx8qxp.o \ clk-imx8qxp-rsrc.o clk-imx8qm-rsrc.o diff --git a/drivers/clk/imx/clk-imx93.c b/drivers/clk/imx/clk-imx93.c new file mode 100644 index 000000000000..7cd5e7fb0c8b --- /dev/null +++ b/drivers/clk/imx/clk-imx93.c @@ -0,0 +1,338 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2021 NXP. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include "clk.h" + +enum clk_sel { + LOW_SPEED_IO_SEL, + NON_IO_SEL, + FAST_SEL, + AUDIO_SEL, + VIDEO_SEL, + TPM_SEL, + CKO1_SEL, + CKO2_SEL, + MISC_SEL, + MAX_SEL +}; + +static const char *parent_names[MAX_SEL][4] =3D { + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "video_pll"}, + {"osc_24m", "sys_pll_pfd0_div2", "sys_pll_pfd1_div2", "sys_pll_pfd2_div2"= }, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "sys_pll_pfd2"}, + {"osc_24m", "audio_pll", "video_pll", "clk_ext1"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd0"}, + {"osc_24m", "sys_pll_pfd0", "audio_pll", "clk_ext1"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "audio_pll"}, + {"osc_24m", "sys_pll_pfd0", "sys_pll_pfd1", "video_pll"}, + {"osc_24m", "audio_pll", "video_pll", "sys_pll_pfd2"}, +}; + +struct imx93_clk_root { + u32 clk; + char *name; + u32 off; + enum clk_sel sel; + unsigned long flags; +} root_array[] =3D { + { IMX93_CLK_A55_PERIPH, "a55_periph_root", 0x0000, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_A55_MTR_BUS, "a55_mtr_bus_root", 0x0080, LOW_SPEED_IO_SEL, CL= K_IS_CRITICAL }, + { IMX93_CLK_A55, "a55_root", 0x0100, FAST_SEL, CLK_IS_CRITICAL }, + { IMX93_CLK_M33, "m33_root", 0x0180, LOW_SPEED_IO_SEL, CLK_IS_CRITICAL = }, + { IMX93_CLK_BUS_WAKEUP, "bus_wakeup_root", 0x0280, LOW_SPEED_IO_SEL, CLK= _IS_CRITICAL }, + { IMX93_CLK_BUS_AON, "bus_aon_root", 0x0300, LOW_SPEED_IO_SEL, CLK_IS_C= RITICAL }, + { IMX93_CLK_WAKEUP_AXI, "wakeup_axi_root", 0x0380, FAST_SEL, CLK_IS_CRIT= ICAL }, + { IMX93_CLK_SWO_TRACE, "swo_trace_root", 0x0400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_M33_SYSTICK, "m33_systick_root", 0x0480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO1, "flexio1_root", 0x0500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_FLEXIO2, "flexio2_root", 0x0580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT1, "lpit1_root", 0x0600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPIT2, "lpit2_root", 0x0680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR1, "lptmr1_root", 0x0700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPTMR2, "lptmr2_root", 0x0780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TPM1, "tpm1_root", 0x0800, TPM_SEL, }, + { IMX93_CLK_TPM2, "tpm2_root", 0x0880, TPM_SEL, }, + { IMX93_CLK_TPM3, "tpm3_root", 0x0900, TPM_SEL, }, + { IMX93_CLK_TPM4, "tpm4_root", 0x0980, TPM_SEL, }, + { IMX93_CLK_TPM5, "tpm5_root", 0x0a00, TPM_SEL, }, + { IMX93_CLK_TPM6, "tpm6_root", 0x0a80, TPM_SEL, }, + { IMX93_CLK_FLEXSPI1, "flexspi1_root", 0x0b00, FAST_SEL, }, + { IMX93_CLK_CAN1, "can1_root", 0x0b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_CAN2, "can2_root", 0x0c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART1, "lpuart1_root", 0x0c80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART2, "lpuart2_root", 0x0d00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART3, "lpuart3_root", 0x0d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART4, "lpuart4_root", 0x0e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART5, "lpuart5_root", 0x0e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART6, "lpuart6_root", 0x0f00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART7, "lpuart7_root", 0x0f80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPUART8, "lpuart8_root", 0x1000, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C1, "lpi2c1_root", 0x1080, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C2, "lpi2c2_root", 0x1100, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C3, "lpi2c3_root", 0x1180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C4, "lpi2c4_root", 0x1200, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C5, "lpi2c5_root", 0x1280, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C6, "lpi2c6_root", 0x1300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C7, "lpi2c7_root", 0x1380, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPI2C8, "lpi2c8_root", 0x1400, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI1, "lpspi1_root", 0x1480, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI2, "lpspi2_root", 0x1500, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI3, "lpspi3_root", 0x1580, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI4, "lpspi4_root", 0x1600, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI5, "lpspi5_root", 0x1680, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI6, "lpspi6_root", 0x1700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI7, "lpspi7_root", 0x1780, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_LPSPI8, "lpspi8_root", 0x1800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C1, "i3c1_root", 0x1880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2, "i3c2_root", 0x1900, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USDHC1, "usdhc1_root", 0x1980, FAST_SEL, }, + { IMX93_CLK_USDHC2, "usdhc2_root", 0x1a00, FAST_SEL, }, + { IMX93_CLK_USDHC3, "usdhc3_root", 0x1a80, FAST_SEL, }, + { IMX93_CLK_SAI1, "sai1_root", 0x1b00, AUDIO_SEL, }, + { IMX93_CLK_SAI2, "sai2_root", 0x1b80, AUDIO_SEL, }, + { IMX93_CLK_SAI3, "sai3_root", 0x1c00, AUDIO_SEL, }, + { IMX93_CLK_CCM_CKO1, "ccm_cko1_root", 0x1c80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO2, "ccm_cko2_root", 0x1d00, CKO2_SEL, }, + { IMX93_CLK_CCM_CKO3, "ccm_cko3_root", 0x1d80, CKO1_SEL, }, + { IMX93_CLK_CCM_CKO4, "ccm_cko4_root", 0x1e00, CKO2_SEL, }, + { IMX93_CLK_HSIO, "hsio_root", 0x1e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_HSIO_USB_TEST_60M, "hsio_usb_test_60m_root", 0x1f00, LOW_SPEE= D_IO_SEL, }, + { IMX93_CLK_HSIO_ACSCAN_80M, "hsio_acscan_80m_root", 0x1f80, LOW_SPEED_IO= _SEL, }, + { IMX93_CLK_HSIO_ACSCAN_480M, "hsio_acscan_480m_root", 0x2000, MISC_SEL, = }, + { IMX93_CLK_ML_APB, "ml_apb_root", 0x2180, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ML, "ml_root", 0x2200, FAST_SEL, }, + { IMX93_CLK_MEDIA_AXI, "media_axi_root", 0x2280, FAST_SEL, }, + { IMX93_CLK_MEDIA_APB, "media_apb_root", 0x2300, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MEDIA_LDB, "media_ldb_root", 0x2380, VIDEO_SEL, }, + { IMX93_CLK_MEDIA_DISP_PIX, "media_disp_pix_root", 0x2400, VIDEO_SEL, }, + { IMX93_CLK_CAM_PIX, "cam_pix_root", 0x2480, VIDEO_SEL, }, + { IMX93_CLK_MIPI_TEST_BYTE, "mipi_test_byte_root", 0x2500, VIDEO_SEL, }, + { IMX93_CLK_MIPI_PHY_CFG, "mipi_phy_cfg_root", 0x2580, VIDEO_SEL, }, + { IMX93_CLK_ADC, "adc_root", 0x2700, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PDM, "pdm_root", 0x2780, AUDIO_SEL, }, + { IMX93_CLK_TSTMR1, "tstmr1_root", 0x2800, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_TSTMR2, "tstmr2_root", 0x2880, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_MQS1, "mqs1_root", 0x2900, AUDIO_SEL, }, + { IMX93_CLK_MQS2, "mqs2_root", 0x2980, AUDIO_SEL, }, + { IMX93_CLK_AUDIO_XCVR, "audio_xcvr_root", 0x2a00, NON_IO_SEL, }, + { IMX93_CLK_SPDIF, "spdif_root", 0x2a80, AUDIO_SEL, }, + { IMX93_CLK_ENET, "enet_root", 0x2b00, NON_IO_SEL, }, + { IMX93_CLK_ENET_TIMER1, "enet_timer1_root", 0x2b80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_TIMER2, "enet_timer2_root", 0x2c00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_ENET_REF, "enet_ref_root", 0x2c80, NON_IO_SEL, }, + { IMX93_CLK_ENET_REF_PHY, "enet_ref_phy_root", 0x2d00, LOW_SPEED_IO_SEL, = }, + { IMX93_CLK_I3C1_SLOW, "i3c1_slow_root", 0x2d80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_I3C2_SLOW, "i3c2_slow_root", 0x2e00, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_USB_PHY_BURUNIN, "usb_phy_root", 0x2e80, LOW_SPEED_IO_SEL, }, + { IMX93_CLK_PAL_CAME_SCAN, "pal_came_scan_root", 0x2f00, MISC_SEL, } +}; + +struct imx93_clk_ccgr { + u32 clk; + char *name; + char *parent_name; + u32 off; + unsigned long flags; +} ccgr_array[] =3D { + { IMX93_CLK_A55_GATE, "a55", "a55_root", 0x8000, CLK_IS_CRITICAL }, + { IMX93_CLK_CM33_GATE, "cm33", "m33_root", 0x8040, CLK_IS_CRITICAL }, + { IMX93_CLK_ADC1_GATE, "adc1", "osc_24m", 0x82c0, }, + { IMX93_CLK_WDOG1_GATE, "wdog1", "osc_24m", 0x8300, }, + { IMX93_CLK_WDOG2_GATE, "wdog2", "osc_24m", 0x8340, }, + { IMX93_CLK_WDOG3_GATE, "wdog3", "osc_24m", 0x8380, }, + { IMX93_CLK_WDOG4_GATE, "wdog4", "osc_24m", 0x83c0, }, + { IMX93_CLK_WDOG5_GATE, "wdog5", "osc_24m", 0x8400, }, + { IMX93_CLK_SEMA1_GATE, "sema1", "bus_aon_root", 0x8440, }, + { IMX93_CLK_SEMA2_GATE, "sema2", "bus_wakeup_root", 0x8480, }, + { IMX93_CLK_MU_A_GATE, "mu_a", "bus_aon_root", 0x84c0, }, + { IMX93_CLK_MU_B_GATE, "mu_b", "bus_aon_root", 0x8500, }, + { IMX93_CLK_EDMA1_GATE, "edma1", "wakeup_axi_root", 0x8540, }, + { IMX93_CLK_EDMA2_GATE, "edma2", "wakeup_axi_root", 0x8580, }, + { IMX93_CLK_FLEXSPI1_GATE, "flexspi", "flexspi_root", 0x8640, }, + { IMX93_CLK_GPIO1_GATE, "gpio1", "m33_root", 0x8880, }, + { IMX93_CLK_GPIO2_GATE, "gpio2", "bus_wakeup_root", 0x88c0, }, + { IMX93_CLK_GPIO3_GATE, "gpio3", "bus_wakeup_root", 0x8900, }, + { IMX93_CLK_GPIO4_GATE, "gpio4", "bus_wakeup_root", 0x8940, }, + { IMX93_CLK_FLEXIO1_GATE, "flexio1", "flexio1_root", 0x8980, }, + { IMX93_CLK_FLEXIO2_GATE, "flexio2", "flexio2_root", 0x89c0, }, + { IMX93_CLK_LPIT1_GATE, "lpit1", "lpit1_root", 0x8a00, }, + { IMX93_CLK_LPIT2_GATE, "lpit2", "lpit2_root", 0x8a40, }, + { IMX93_CLK_LPTMR1_GATE, "lptmr1", "lptmr1_root", 0x8a80, }, + { IMX93_CLK_LPTMR2_GATE, "lptmr2", "lptmr2_root", 0x8ac0, }, + { IMX93_CLK_TPM1_GATE, "tpm1", "tpm1_root", 0x8b00, }, + { IMX93_CLK_TPM2_GATE, "tpm2", "tpm2_root", 0x8b40, }, + { IMX93_CLK_TPM3_GATE, "tpm3", "tpm3_root", 0x8b80, }, + { IMX93_CLK_TPM4_GATE, "tpm4", "tpm4_root", 0x8bc0, }, + { IMX93_CLK_TPM5_GATE, "tpm5", "tpm5_root", 0x8c00, }, + { IMX93_CLK_TPM6_GATE, "tpm6", "tpm6_root", 0x8c40, }, + { IMX93_CLK_CAN1_GATE, "can1", "can1_root", 0x8c80, }, + { IMX93_CLK_CAN2_GATE, "can2", "can2_root", 0x8cc0, }, + { IMX93_CLK_LPUART1_GATE, "lpuart1", "lpuart1_root", 0x8d00, }, + { IMX93_CLK_LPUART2_GATE, "lpuart2", "lpuart2_root", 0x8d40, }, + { IMX93_CLK_LPUART3_GATE, "lpuart3", "lpuart3_root", 0x8d80, }, + { IMX93_CLK_LPUART4_GATE, "lpuart4", "lpuart4_root", 0x8dc0, }, + { IMX93_CLK_LPUART5_GATE, "lpuart5", "lpuart5_root", 0x8e00, }, + { IMX93_CLK_LPUART6_GATE, "lpuart6", "lpuart6_root", 0x8e40, }, + { IMX93_CLK_LPUART7_GATE, "lpuart7", "lpuart7_root", 0x8e80, }, + { IMX93_CLK_LPUART8_GATE, "lpuart8", "lpuart8_root", 0x8ec0, }, + { IMX93_CLK_LPI2C1_GATE, "lpi2c1", "lpi2c1_root", 0x8f00, }, + { IMX93_CLK_LPI2C2_GATE, "lpi2c2", "lpi2c2_root", 0x8f40, }, + { IMX93_CLK_LPI2C3_GATE, "lpi2c3", "lpi2c3_root", 0x8f80, }, + { IMX93_CLK_LPI2C4_GATE, "lpi2c4", "lpi2c4_root", 0x8fc0, }, + { IMX93_CLK_LPI2C5_GATE, "lpi2c5", "lpi2c5_root", 0x9000, }, + { IMX93_CLK_LPI2C6_GATE, "lpi2c6", "lpi2c6_root", 0x9040, }, + { IMX93_CLK_LPI2C7_GATE, "lpi2c7", "lpi2c7_root", 0x9080, }, + { IMX93_CLK_LPI2C8_GATE, "lpi2c8", "lpi2c8_root", 0x90c0, }, + { IMX93_CLK_LPSPI1_GATE, "lpspi1", "lpspi1_root", 0x9100, }, + { IMX93_CLK_LPSPI2_GATE, "lpspi2", "lpspi2_root", 0x9140, }, + { IMX93_CLK_LPSPI3_GATE, "lpspi3", "lpspi3_root", 0x9180, }, + { IMX93_CLK_LPSPI4_GATE, "lpspi4", "lpspi4_root", 0x91c0, }, + { IMX93_CLK_LPSPI5_GATE, "lpspi5", "lpspi5_root", 0x9200, }, + { IMX93_CLK_LPSPI6_GATE, "lpspi6", "lpspi6_root", 0x9240, }, + { IMX93_CLK_LPSPI7_GATE, "lpspi7", "lpspi7_root", 0x9280, }, + { IMX93_CLK_LPSPI8_GATE, "lpspi8", "lpspi8_root", 0x92c0, }, + { IMX93_CLK_I3C1_GATE, "i3c1", "i3c1_root", 0x9300, }, + { IMX93_CLK_I3C2_GATE, "i3c2", "i3c2_root", 0x9340, }, + { IMX93_CLK_USDHC1_GATE, "usdhc1", "usdhc1_root", 0x9380, }, + { IMX93_CLK_USDHC2_GATE, "usdhc2", "usdhc2_root", 0x93c0, }, + { IMX93_CLK_USDHC3_GATE, "usdhc3", "usdhc3_root", 0x9400, }, + { IMX93_CLK_SAI1_GATE, "sai1", "sai1_root", 0x9440, }, + { IMX93_CLK_SAI2_GATE, "sai2", "sai2_root", 0x9480, }, + { IMX93_CLK_SAI3_GATE, "sai3", "sai3_root", 0x94c0, }, + { IMX93_CLK_MIPI_CSI_GATE, "mipi_csi", "media_apb_root", 0x9580, }, + { IMX93_CLK_MIPI_DSI_GATE, "mipi_dsi", "media_apb_root", 0x95c0, }, + { IMX93_CLK_LVDS_GATE, "lvds", "media_ldb_root", 0x9600, }, + { IMX93_CLK_LCDIF_GATE, "lcdif", "media_apb_root", 0x9640, }, + { IMX93_CLK_PXP_GATE, "pxp", "media_apb_root", 0x9680, }, + { IMX93_CLK_ISI_GATE, "isi", "media_apb_root", 0x96c0, }, + { IMX93_CLK_NIC_MEDIA_GATE, "nic_media", "media_apb_root", 0x9700, }, + { IMX93_CLK_USB_CONTROLLER_GATE, "usb_controller", "hsio_root", 0x9a00, = }, + { IMX93_CLK_USB_TEST_60M_GATE, "usb_test_60m", "hsio_usb_test_60m_root", = 0x9a40, }, + { IMX93_CLK_HSIO_TROUT_24M_GATE, "hsio_trout_24m", "osc_24m", 0x9a80, }, + { IMX93_CLK_PDM_GATE, "pdm", "pdm_root", 0x9ac0, }, + { IMX93_CLK_MQS1_GATE, "mqs1", "sai1_root", 0x9b00, }, + { IMX93_CLK_MQS2_GATE, "mqs2", "sai3_root", 0x9b40, }, + { IMX93_CLK_AUD_XCVR_GATE, "aud_xcvr", "audio_xcvr_root", 0x9b80, }, + { IMX93_CLK_SPDIF_GATE, "spdif", "spdif_root", 0x9c00, }, + { IMX93_CLK_HSIO_32K_GATE, "hsio_32k", "osc_32k", 0x9dc0, }, + { IMX93_CLK_ENET1_GATE, "enet1", "enet_root", 0x9e00, }, + { IMX93_CLK_ENET_QOS_GATE, "enet_qos", "wakeup_axi_root", 0x9e40, }, + { IMX93_CLK_SYS_CNT_GATE, "sys_cnt", "osc_24m", 0x9e80, }, + { IMX93_CLK_TSTMR1_GATE, "tstmr1", "bus_aon_root", 0x9ec0, }, + { IMX93_CLK_TSTMR2_GATE, "tstmr2", "bus_wakeup_root", 0x9f00, }, + { IMX93_CLK_TMC_GATE, "tmc", "osc_24m", 0x9f40, }, + { IMX93_CLK_PMRO_GATE, "pmro", "osc_24m", 0x9f80, } +}; + +static struct clk_hw_onecell_data *clk_hw_data; +static struct clk_hw **clks; + +static int imx93_clocks_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + struct imx93_clk_root *root; + struct imx93_clk_ccgr *ccgr; + void __iomem *base =3D NULL; + int i, ret; + + clk_hw_data =3D kzalloc(struct_size(clk_hw_data, hws, + IMX93_CLK_END), GFP_KERNEL); + if (WARN_ON(!clk_hw_data)) + return -ENOMEM; + + clk_hw_data->num =3D IMX93_CLK_END; + clks =3D clk_hw_data->hws; + + clks[IMX93_CLK_DUMMY] =3D imx_clk_hw_fixed("dummy", 0); + clks[IMX93_CLK_24M] =3D imx_obtain_fixed_clk_hw(np, "osc_24m"); + clks[IMX93_CLK_32K] =3D imx_obtain_fixed_clk_hw(np, "osc_32k"); + clks[IMX93_CLK_EXT1] =3D imx_obtain_fixed_clk_hw(np, "clk_ext1"); + + clks[IMX93_CLK_SYS_PLL_PFD0] =3D imx_clk_hw_fixed("sys_pll_pfd0", 1000000= 000); + clks[IMX93_CLK_SYS_PLL_PFD0_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d0_div2", + "sys_pll_pfd0", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD1] =3D imx_clk_hw_fixed("sys_pll_pfd1", 8000000= 00); + clks[IMX93_CLK_SYS_PLL_PFD1_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d1_div2", + "sys_pll_pfd1", 1, 2); + clks[IMX93_CLK_SYS_PLL_PFD2] =3D imx_clk_hw_fixed("sys_pll_pfd2", 6250000= 00); + clks[IMX93_CLK_SYS_PLL_PFD2_DIV2] =3D imx_clk_hw_fixed_factor("sys_pll_pf= d2_div2", + "sys_pll_pfd2", 1, 2); + + np =3D of_find_compatible_node(NULL, NULL, "fsl,imx93-anatop"); + base =3D of_iomap(np, 0); + of_node_put(np); + if (WARN_ON(!base)) + return -ENOMEM; + + clks[IMX93_CLK_AUDIO_PLL] =3D imx_clk_fracn_gppll("audio_pll", "osc_24m",= base + 0x1200, + &imx_fracn_gppll); + clks[IMX93_CLK_VIDEO_PLL] =3D imx_clk_fracn_gppll("video_pll", "osc_24m",= base + 0x1400, + &imx_fracn_gppll); + + np =3D dev->of_node; + base =3D devm_platform_ioremap_resource(pdev, 0); + if (WARN_ON(IS_ERR(base))) + return PTR_ERR(base); + + for (i =3D 0; i < ARRAY_SIZE(root_array); i++) { + root =3D &root_array[i]; + clks[root->clk] =3D imx93_clk_composite_flags(root->name, + parent_names[root->sel], + 4, base + root->off, + root->flags); + } + + for (i =3D 0; i < ARRAY_SIZE(ccgr_array); i++) { + ccgr =3D &ccgr_array[i]; + clks[ccgr->clk] =3D imx_clk_hw_gate4_flags(ccgr->name, + ccgr->parent_name, + base + ccgr->off, 0, + ccgr->flags); + } + + imx_check_clk_hws(clks, IMX93_CLK_END); + + ret =3D of_clk_add_hw_provider(np, of_clk_hw_onecell_get, clk_hw_data); + if (ret < 0) { + dev_err(dev, "failed to register clks for i.MX93\n"); + goto unregister_hws; + } + + return 0; + +unregister_hws: + imx_unregister_hw_clocks(clks, IMX93_CLK_END); + + return ret; +} + +static const struct of_device_id imx93_clk_of_match[] =3D { + { .compatible =3D "fsl,imx93-ccm" }, + { /* Sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, imx93_clk_of_match); + +static struct platform_driver imx93_clk_driver =3D { + .probe =3D imx93_clocks_probe, + .driver =3D { + .name =3D "imx93-ccm", + .suppress_bind_attrs =3D true, + .of_match_table =3D of_match_ptr(imx93_clk_of_match), + }, +}; +module_platform_driver(imx93_clk_driver); --=20 2.25.1