From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6B311C4167D for ; Mon, 17 Jan 2022 11:06:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238861AbiAQLGE (ORCPT ); Mon, 17 Jan 2022 06:06:04 -0500 Received: from esa.microchip.iphmx.com ([68.232.153.233]:7945 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233726AbiAQLGD (ORCPT ); Mon, 17 Jan 2022 06:06:03 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417563; x=1673953563; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=9RoxyME0To67rTp4UnxoJYhB75vCOPsYiumTKz8Sv7o=; b=wZYIxDh28sYlkEwiRlhd05lQTPFKzY2XJ+YhCIcVHzXKSOpXe5+gk5eG P1MKhCm8Vfk3HDvl+t5oOCCGCPQoPHIu9PlLMr/071crj084AnLEuhcNb oTXrQUrp1Dlz1EoxY4sluTBDMym+7/t0izJ4oXceuq3/jFltknyds5u66 FQmPwy83fY38seZqH7sJ4QIldYoVJxbP9QEOc68ekGdMQTwC5neJ2YAn2 PxyMxXfWXN3RTQ+eUr31UBMqMVWBftEju6ig1USllk1WO3q9/+FyxUblm qVuVIA0J6XQ5TUVR1gGFKy8kZNRbMjja5kY+acQLASjMd9OVmla23a1aF A==; IronPort-SDR: e7PU2hGGVC6WZlwVJ8bEMMIKbTA8pPKuOH/3JpdMcBMm50PoH0qQBPkT6/a+qw4ROvz9fBYT3m b7besKOjLF45qTTMWxkbEGBD4q/MPzYCdPplAp02+KQTqJQtORZPgnwlVijV/+hDUeM9BEmvaR 0tdbLPVfM/XAx0LvAk63pqkKb18tfdboUjqsRYapz2oPcHgdb4simXyWKiMB4DLkJAeDdfOO4j 0yDo1sCeab/ndZeIn43LUdHt3Lpw9+rpMUe2qQXjHRf7A/0U9cMEtzSyY7868pQQSuJWpQE1YT rcHW5F3u+tEJB5Alo9KxAX6G X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="150422965" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:01 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:05:54 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:05:49 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 01/14] dt-bindings: soc/microchip: update syscontroller compatibles Date: Mon, 17 Jan 2022 11:07:42 +0000 Message-ID: <20220117110755.3433142-2-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley The Polarfire SoC is currently using two different compatible string prefixes. Fix this by changing "polarfire-soc-*" strings to "mpfs-*" in its system controller in order to match the compatible string used in the soc binding and device tree Reviewed-by: Geert Uytterhoeven Signed-off-by: Conor Dooley --- ...larfire-soc-mailbox.yaml =3D> microchip,mpfs-mailbox.yaml} | 6 +++--- ...s-controller.yaml =3D> microchip,mpfs-sys-controller.yaml} | 6 +++--- 2 files changed, 6 insertions(+), 6 deletions(-) rename Documentation/devicetree/bindings/mailbox/{microchip,polarfire-soc-= mailbox.yaml =3D> microchip,mpfs-mailbox.yaml} (82%) rename Documentation/devicetree/bindings/soc/microchip/{microchip,polarfir= e-soc-sys-controller.yaml =3D> microchip,mpfs-sys-controller.yaml} (75%) diff --git a/Documentation/devicetree/bindings/mailbox/microchip,polarfire-= soc-mailbox.yaml b/Documentation/devicetree/bindings/mailbox/microchip,mpfs= -mailbox.yaml similarity index 82% rename from Documentation/devicetree/bindings/mailbox/microchip,polarfire-s= oc-mailbox.yaml rename to Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.= yaml index bbb173ea483c..082d397d3e89 100644 --- a/Documentation/devicetree/bindings/mailbox/microchip,polarfire-soc-mai= lbox.yaml +++ b/Documentation/devicetree/bindings/mailbox/microchip,mpfs-mailbox.yaml @@ -1,7 +1,7 @@ # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- -$id: "http://devicetree.org/schemas/mailbox/microchip,polarfire-soc-mailbo= x.yaml#" +$id: "http://devicetree.org/schemas/mailbox/microchip,mpfs-mailbox.yaml#" $schema: "http://devicetree.org/meta-schemas/core.yaml#" =20 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) mailb= ox controller @@ -11,7 +11,7 @@ maintainers: =20 properties: compatible: - const: microchip,polarfire-soc-mailbox + const: microchip,mpfs-mailbox =20 reg: items: @@ -38,7 +38,7 @@ examples: #address-cells =3D <2>; #size-cells =3D <2>; mbox: mailbox@37020000 { - compatible =3D "microchip,polarfire-soc-mailbox"; + compatible =3D "microchip,mpfs-mailbox"; reg =3D <0x0 0x37020000 0x0 0x1000>, <0x0 0x2000318c 0x0 0x40>; interrupt-parent =3D <&L1>; interrupts =3D <96>; diff --git a/Documentation/devicetree/bindings/soc/microchip/microchip,pola= rfire-soc-sys-controller.yaml b/Documentation/devicetree/bindings/soc/micro= chip/microchip,mpfs-sys-controller.yaml similarity index 75% rename from Documentation/devicetree/bindings/soc/microchip/microchip,polar= fire-soc-sys-controller.yaml rename to Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sy= s-controller.yaml index 2cd3bc6bd8d6..f699772fedf3 100644 --- a/Documentation/devicetree/bindings/soc/microchip/microchip,polarfire-s= oc-sys-controller.yaml +++ b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-co= ntroller.yaml @@ -1,7 +1,7 @@ # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- -$id: "http://devicetree.org/schemas/soc/microchip/microchip,polarfire-soc-= sys-controller.yaml#" +$id: "http://devicetree.org/schemas/soc/microchip/microchip,mpfs-sys-contr= oller.yaml#" $schema: "http://devicetree.org/meta-schemas/core.yaml#" =20 title: Microchip PolarFire SoC (MPFS) MSS (microprocessor subsystem) syste= m controller @@ -19,7 +19,7 @@ properties: maxItems: 1 =20 compatible: - const: microchip,polarfire-soc-sys-controller + const: microchip,mpfs-sys-controller =20 required: - compatible @@ -30,6 +30,6 @@ additionalProperties: false examples: - | syscontroller: syscontroller { - compatible =3D "microchip,polarfire-soc-sys-controller"; + compatible =3D "microchip,mpfs-sys-controller"; mboxes =3D <&mbox 0>; }; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C86BBC433EF for ; Mon, 17 Jan 2022 11:06:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238877AbiAQLGL (ORCPT ); Mon, 17 Jan 2022 06:06:11 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:34294 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238838AbiAQLGE (ORCPT ); Mon, 17 Jan 2022 06:06:04 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417564; x=1673953564; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=OOEiOzJYOr2rjLZtIJaPl6yuaJhJGBub8XFzhK4pAzA=; b=NGYOlai7I9al1eK3QFV+hNn6e1w7XKjlszObdRZDT4pnDJ8GqhRQVoOg ziGGKqiCcy+xWJPEvzutt0pFP2aBUStiLaw1HP3NnvFRWSUuoxDrE8kOA cgh8weYY3kE2NYKxEFBBwSRM/qIn6/x4tBhkM2K8aSfOEgwOAmKw2XMV+ 0xZA98umUOglKmCY+Hj/Qshe2juWlb4rgFHaADAszQmZOVvUCpP+OK5Kz v/U3QCTVUPo43Y4rfwrrhPZVKhP677vzBA344Kw+aANew66EoB4pKq2HF 6KVRQdZ4zLjlgKZRb6AbYb58zaTrdCc7Uce7iozVUyKG7frLKNWXpwxMB w==; IronPort-SDR: FFZlhqqrm0wOQIzZ3IZKHYXtwdx+9Z/1I5gQa2bWJsegpf0wk16Xz7I541Blmt/htA75huoZiC v2fS09K0mOnIYCGFCqLQhFYjqQNUUFJzYxFKZ6RmxaRmmgMqKwCba1EtrPZYkMSmvIgE8vaMyU 1ZgW+EI0nVHmERAhNI7xvqkk4ExvMR252oC/tfbDTliZ15g7s7XvPo2aeI0G4FOXESP8TqxOyK JqVBbcrDalow6ZE9dozyxzyxgh7UTwIYg7bCQk71yXN58quZ/3ckHDNc6p3Il3J+WPloMlFBd7 08DOuEMEqsFtXgvs56ddiR1x X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="145638398" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:02 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:02 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:05:56 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 02/14] dt-bindings: soc/microchip: add services as children of sys ctrlr Date: Mon, 17 Jan 2022 11:07:43 +0000 Message-ID: <20220117110755.3433142-3-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add mpfs-rng and mpfs-generic-services as children of the system controller. Signed-off-by: Conor Dooley --- .../microchip,mpfs-sys-controller.yaml | 44 +++++++++++++++++-- 1 file changed, 41 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs= -sys-controller.yaml b/Documentation/devicetree/bindings/soc/microchip/micr= ochip,mpfs-sys-controller.yaml index f699772fedf3..b69386b1a3e1 100644 --- a/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-co= ntroller.yaml +++ b/Documentation/devicetree/bindings/soc/microchip/microchip,mpfs-sys-co= ntroller.yaml @@ -13,13 +13,45 @@ description: | The PolarFire SoC system controller is communicated with via a mailbox. This document describes the bindings for the client portion of that mail= box. =20 - properties: mboxes: maxItems: 1 =20 compatible: - const: microchip,mpfs-sys-controller + items: + - const: microchip,mpfs-sys-controller + + rng: + type: object + + description: | + The hardware random number generator on the Polarfire SoC is + accessed via the mailbox interface provided by the system controller + + properties: + compatible: + const: microchip,mpfs-rng + + required: + - compatible + + sysserv: + type: object + + description: | + The PolarFire SoC system controller is communicated with via a mailb= ox. + This binding represents several of the functions provided by the sys= tem + controller which do not belong in a specific subsystem, such as read= ing + the fpga device certificate, all of which follow the same format: + - a command + optional payload sent to the sys controller + - a status + a payload returned to Linux + + properties: + compatible: + const: microchip,mpfs-generic-service + + required: + - compatible =20 required: - compatible @@ -29,7 +61,13 @@ additionalProperties: false =20 examples: - | - syscontroller: syscontroller { + syscontroller { compatible =3D "microchip,mpfs-sys-controller"; mboxes =3D <&mbox 0>; + rng: rng { + compatible =3D "microchip,mpfs-rng"; + }; + sysserv: sysserv { + compatible =3D "microchip,mpfs-generic-service"; + }; }; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 866F6C433EF for ; Mon, 17 Jan 2022 11:06:17 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238837AbiAQLGQ (ORCPT ); Mon, 17 Jan 2022 06:06:16 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:34317 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238874AbiAQLGL (ORCPT ); Mon, 17 Jan 2022 06:06:11 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417571; x=1673953571; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=wWDJRTpp9y+U/y/0XA3ayvzfqpzbVzNVpbQ9F2yWO+o=; b=b2WJQXnsGizpBnR3A2BLS2eZ58ewcTjEhd93Ml9eSrwN0J7smN228cqE Kdw0fx3uzJzqe1zXb75ymSjzMBwLI0Dp4xNkr4YM1gbcKQfcvZQdTECM2 +rN7+KMyL3Lr8An6drkk49YqvXSs20tR+kqaKTI18aUXcXwQddU1rNurM g5ZpJD6JbyKFIco3NBVhpmRYvhFJXvtkwi6m/H1dDV1/sVxwIugaRbE5Q gB1i4v9yn0+8e6yF8ckFJjaALBUZJX04R3LFKpas5p/YH8p7ffN4aGtgQ ZOyKc+PAh02nRZoXZzNwIkG1eAmNdJxNmlm3FC7lqDghCIwtU0L/4SkLI Q==; IronPort-SDR: eFylxy1KcXwC3BL15AoyjJRf+oE4/SZznCHSTrIRI1eUC5tsYZDNtWcaqSildEsw3u9uDFHr2z pvbWE1BrUa45R3tBB7jGovmEEYz21WXoM4mrTrIETx+F61EclGqqS3H7GaCfSvBEAIQen5q408 MQXanU0P1aWKs0JYsRwbHY6plHujHTj8rPnkNQdzPfBFGBYKPeOLvBPHk7+V/7TjIZgnn1x2Hz 3Iba+m2mpzAV8EC7w0bvwHr096pMC3yjsBj4mcSvmvMTJppcsEo3GAmtEoggoe6bQWix+BNqLb ReCBqCAOqkhHPmIFfdN441oD X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="145638414" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:10 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:09 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:03 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 03/14] dt-bindings: i2c: add bindings for microchip mpfs i2c Date: Mon, 17 Jan 2022 11:07:44 +0000 Message-ID: <20220117110755.3433142-4-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add device tree bindings for the i2c controller on the Microchip PolarFire SoC. Signed-off-by: Daire McNamara Signed-off-by: Conor Dooley --- .../bindings/i2c/microchip,mpfs-i2c.yaml | 55 +++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/i2c/microchip,mpfs-i2= c.yaml diff --git a/Documentation/devicetree/bindings/i2c/microchip,mpfs-i2c.yaml = b/Documentation/devicetree/bindings/i2c/microchip,mpfs-i2c.yaml new file mode 100644 index 000000000000..ced843e78844 --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/microchip,mpfs-i2c.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/microchip,mpfs-i2c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip MPFS I2C Controller Device Tree Bindings + +maintainers: + - Daire McNamara + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + enum: + - microchip,mpfs-i2c # Microchip PolarFire SoC compatible SoCs + - microchip,corei2c-rtl-v7 # Microchip Fabric based i2c IP core + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-frequency: + description: | + Desired I2C bus clock frequency in Hz. As only Standard and Fast + modes are supported, possible values are 100000 and 400000. + enum: [100000, 400000] + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + #include + i2c@2010a000 { + compatible =3D "microchip,mpfs-i2c"; + reg =3D <0x2010a000 0x1000>; + clocks =3D <&clkcfg CLK_I2C0>; + interrupt-parent =3D <&plic>; + interrupts =3D <58>; + clock-frequency =3D <100000>; + }; +... --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 993AAC4167E for ; Mon, 17 Jan 2022 11:06:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238866AbiAQLG2 (ORCPT ); Mon, 17 Jan 2022 06:06:28 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:32458 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238844AbiAQLGZ (ORCPT ); Mon, 17 Jan 2022 06:06:25 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417584; x=1673953584; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=5baoYDs4ELaVf+UVRyjfHOs/OiFrzXQn74tyS9s7agE=; b=PTJDCaMjd7+nebTC3r9W/pp0R8uyPCxcM5gd6BHhN7gAj7m2y+dzAyFA VivoGyx8LyTQS3PAfC7tsqOEsf19tmimH/yCNPXOpn1Z3F8sMr0kuv7G4 S8+vEVPgjQp+tyJf+LJFgu1hqtzH9HMONR5k8JEkm6QwiVv3hPWAIs2d9 ftsUv/cJ9X3Z7OceF+fymw++rZY/jWaX9mcykswPGQ5o3EC6rzv8ajTDq C5FUHSSb8mUUlSbSMwTendTE8OAedUZoK8pPIoUwSCVEtpkGsM99tTqlU VIe3u4pG5bGK1ryzHyl471QeQyWq6mtbBbjBmTiz7cKDTZRmSe52ITS4Z A==; IronPort-SDR: SkAwtU9QtMmtZ+ij6E86yGto/S34clgpZst8tzvh4HSJ2yDRfsGzRIrvIYl2Po8TpV6fkXByDk +wLclcsLBvbI8diJmQfK2eQHZRa/SrBN4MUGCu34IJxfU2fZd8aoSo4GENwKA8mBBM3/NM4s8c r1D6R96IicWq75n1M6Rb0t6o8zbkG1huDh6XJKI8+SJT+Vph2jFtlVsjbRIApr3J2sq0bblgDv rmfGg7kAqB2njsCRD0+m1/6386TaGr79PZqRMw+AbjWBu85v1jmeATbcsuwbD4GkM+TzfuJ1pr HgEzwaVG4iBiFi/d/ZeyJGo4 X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="82713508" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:23 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:16 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:10 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 04/14] dt-bindings: rtc: add bindings for microchip mpfs rtc Date: Mon, 17 Jan 2022 11:07:45 +0000 Message-ID: <20220117110755.3433142-5-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add device tree bindings for the real time clock on the Microchip PolarFire SoC. Signed-off-by: Daire McNamara Signed-off-by: Conor Dooley --- .../bindings/rtc/microchip,mfps-rtc.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/microchip,mfps-rt= c.yaml diff --git a/Documentation/devicetree/bindings/rtc/microchip,mfps-rtc.yaml = b/Documentation/devicetree/bindings/rtc/microchip,mfps-rtc.yaml new file mode 100644 index 000000000000..d57460cbe5e3 --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/microchip,mfps-rtc.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/microchip,mfps-rtc.yaml# + +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip PolarFire Soc (MPFS) RTC Device Tree Bindings + +allOf: + - $ref: rtc.yaml# + +maintainers: + - Daire McNamara + - Lewis Hanly + +properties: + compatible: + enum: + - microchip,mpfs-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 2 + + microchip,prescaler: + description: | + The prescaler divides the input frequency to create a time-based str= obe (typically 1 Hz) for + the calendar counter. The Alarm and Compare Registers, in conjunctio= n with the calendar + counter, facilitate time-matched events. To properly operate in Cale= ndar or Binary mode, + the 26-bit prescaler must be programmed to generate a strobe to the = RTC. + maxItems: 1 + $ref: /schemas/types.yaml#/definitions/uint32 + + clocks: + maxItems: 1 + + clock-names: + items: + - const: rtc + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + rtc@20124000 { + compatible =3D "microchip,mpfs-rtc"; + reg =3D <0x20124000 0x1000>; + clocks =3D <&clkcfg CLK_RTC>; + clock-names =3D "rtc"; + interrupts =3D <80>, <81>; + }; +... --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 259F3C433EF for ; Mon, 17 Jan 2022 11:06:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238939AbiAQLGd (ORCPT ); Mon, 17 Jan 2022 06:06:33 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:34340 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238878AbiAQLGZ (ORCPT ); Mon, 17 Jan 2022 06:06:25 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417585; x=1673953585; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=bIBkUQ3vjh7oytk/bGgn66qU7zWZlgKxXGlgkCOqeic=; b=1w0IntyJpcHPz2l1dFDlRuXbqHgyChLScoYKFiGaACdjbmlHgvQeB/h4 qTac7FeRZldUzbGd5l9XPrF8e7akVLNgtC5rs4ZXPKpCUuMHJp3QawaHr RHz6UYwK3/lNDKOxePCPmwj4ayNB8rf5ADc/bztLll40qJL0/bL0U/h1m Vemj9rcBXUV6hsVRc3XgegKTQH7E+VpghqWCOGLsjfUlZFSa5eRVhzdP/ rOG7IEoEhSaR8C2b79Q5RH8lhXkMYaD5ZlB6O19P+hK2Zc6SvVftpU3F4 QEl6J9k4qi57BP5AiBh1ZSJSV+iRhpMBUXMxoyCzkrOhCwRe0Ieo8Xp61 g==; IronPort-SDR: b7RufQwVDdzvSjjojIq+aH2sxdrk69Xd/vHba924bSatmU/2J2hZBg+PtRLObAwUmwEGVsrS2z RiPjLt3wuMhzoSWz+wTQpMUZfegbFXujJOuagIgQgZjjhs6cPVRepiygiLYYpuvnBKZ7G3Dl6l gMb6K9UPmrCc8ehJFE9knUPT3PDTbk2WFdOhHKzwlpLrRKeZi/qXIycfVUzbRqH9XhmAwidPsf QLpeBw/FigHjM6oPYMidD4/jqDY+Gte4fqpuNj9T1F26VqWIlvLqq0pCforb5OdfCKMSTyzhEa BhYzNtaRhBP82DUhCHjXbVxN X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="145638439" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:24 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:22 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:17 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 05/14] dt-bindings: gpio: add bindings for microchip mpfs gpio Date: Mon, 17 Jan 2022 11:07:46 +0000 Message-ID: <20220117110755.3433142-6-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add device tree bindings for the gpio controller on the Microchip PolarFire SoC. Signed-off-by: Conor Dooley --- .../bindings/gpio/microchip,mpfs-gpio.yaml | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/microchip,mpfs-g= pio.yaml diff --git a/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yam= l b/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml new file mode 100644 index 000000000000..47a76f0e32b9 --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/microchip,mpfs-gpio.yaml @@ -0,0 +1,80 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/gpio/microchip,mpfs-gpio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip MPFS GPIO Controller Device Tree Bindings + +maintainers: + - Conor Dooley + +properties: + compatible: + items: + - enum: + - microchip,mpfs-gpio + + reg: + maxItems: 1 + + interrupts: + description: + Interrupt mapping, one per GPIO. Maximum 32 GPIOs. + minItems: 1 + maxItems: 32 + + interrupt-controller: true + + clocks: + maxItems: 1 + + "#gpio-cells": + const: 2 + + "#interrupt-cells": + const: 1 + + ngpios: + description: + The number of GPIOs available. + minimum: 1 + maximum: 32 + default: 32 + + gpio-controller: true + +required: + - compatible + - reg + - interrupts + - "#interrupt-cells" + - interrupt-controller + - "#gpio-cells" + - gpio-controller + - clocks + +additionalProperties: false + +examples: + - | + #include "dt-bindings/clock/microchip,mpfs-clock.h" + gpio@20122000 { + compatible =3D "microchip,mpfs-gpio"; + reg =3D <0x20122000 0x1000>; + clocks =3D <&clkcfg CLK_GPIO2>; + interrupt-parent =3D <&plic>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <1>; + interrupts =3D <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>; + }; +... --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 13758C433EF for ; Mon, 17 Jan 2022 11:07:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238959AbiAQLHB (ORCPT ); Mon, 17 Jan 2022 06:07:01 -0500 Received: from esa.microchip.iphmx.com ([68.232.153.233]:25926 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238961AbiAQLGj (ORCPT ); Mon, 17 Jan 2022 06:06:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417600; x=1673953600; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=lpP0lJkn+kaM0L/dSWda42EaX0finN6iz9h/n2ezhV4=; b=c2HbDpqPJN9BVnb6Yy71VM6reT2hYNSSAwFZh+ICtW9VVMRODnAxb0Zn VzZRTW/fuN17+jWd6ybdG70n6dmabJK5k/EqX1lcxkSGjF4q2kkToenYe voFvpM/7wdqTusF4+eoiojJbwxUBCCifpXzRtQNoDTsK5I4CTh6CQSdbK 4gJ00DflI2OS1sVVvmInmWTr26IkP/h87sVlKHMDkSeMHhdmTnXX/AySL 89vGPAocxzhNwTFGPy5Z2snNHxqVyKs7/U01VZKIYWiZeE4CEU9HC4KJq PD6rT1j3W4h6jlZlEEMc//paDqBr7NBuPIoFkf7Ag92kB2oI1ysFqIdu4 Q==; IronPort-SDR: UPWG/TkFqAVmK/OQhSiZm2kwsVkz3r/aFWDzsMOvcYDCJvzIxkvWSPM//plH9+7tK/RX342ib3 AA1/NHh505sTgfqittMM3Q4mimHDE4Z5DVIkpELQNiYaZWOGg46wSaaesadow1nqsWU0utgLJw JM/dNIrsPOyt6o9HIUnJO7xsgK5Sp7WT+UZh+phvyPu37TXyC1DezlM/bKl1RFvFGTYe1mOJZp K/f5YyY0FNrxt5gXF3sjQ+MICve3iEz4/9b8o0HzG+xMYwWn8LPHcbOulCcPbGzxglYEsRoxs8 A0u3/0c2U95alEivP17ksrcR X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="149870616" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:39 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:29 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:24 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 06/14] dt-bindings: spi: add bindings for microchip mpfs spi Date: Mon, 17 Jan 2022 11:07:47 +0000 Message-ID: <20220117110755.3433142-7-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add device tree bindings for the {q,}spi controller on the Microchip PolarFire SoC. Signed-off-by: Conor Dooley --- .../bindings/spi/microchip,mpfs-spi.yaml | 52 +++++++++++++++++++ 1 file changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/microchip,mpfs-sp= i.yaml diff --git a/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml = b/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml new file mode 100644 index 000000000000..ece261b8e963 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/microchip,mpfs-spi.yaml @@ -0,0 +1,52 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/microchip,mpfs-spi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip MPFS {Q,}SPI Controller Device Tree Bindings + +maintainers: + - Conor Dooley + +allOf: + - $ref: spi-controller.yaml# + +properties: + compatible: + enum: + - microchip,mpfs-spi + - microchip,mpfs-qspi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clock-names: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + #include "dt-bindings/clock/microchip,mpfs-clock.h" + spi@20108000 { + compatible =3D "microchip,mpfs-spi"; + reg =3D <0x20108000 0x1000>; + clocks =3D <&clkcfg CLK_SPI0>; + interrupt-parent =3D <&plic>; + interrupts =3D <54>; + spi-max-frequency =3D <25000000>; + }; +... --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C04ABC4332F for ; Mon, 17 Jan 2022 11:07:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238968AbiAQLG7 (ORCPT ); Mon, 17 Jan 2022 06:06:59 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:55978 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238959AbiAQLGj (ORCPT ); Mon, 17 Jan 2022 06:06:39 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417599; x=1673953599; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+qPRXox7zPzI+myjQz8NC5TP9D5voUl5Cp51OFrTMa8=; b=C1mSXSfTDFwE0LjkBM/l2DJZEzPkn+wKokAZ6ve5gKniISUVKUQXlXsb Eoji3hwl0ykdEUq24x/eSs2ca5UJ57xLb4EEPyKIKEGXJtbtJmYMk/2DX oRHHYNBUXrDgAB89okP3mY+InHeMGCHjbX1qsBsCFd6Vzqop4SPZ5ieFZ cWpIUIBfLDzWutcazWGqxQbZJjqV9dNrRHyyXAn/GeIkovIatkl0BC14Q Z/dmf6kOpph6hRV7PKOLCRv/1w22Ci/BmvW6FwYo03CDplz3zoNZQkTV3 EqU7VruhX1p7D3jDGuXi2/deB5CnfY8v5KGjY5KbURks1sRY0lHXh0aty A==; IronPort-SDR: FMFs/dVFm1dh3LHmbvCAhNMyWmd0VJdKgV3IDMMMmQj6E7NG6jOvEp6uASzQ61JMwzCbA8jRd0 FafcqUJEWgltVhrtiMebFIIAT1QNaYvbCTLDsUiSfdt52t1wfic0I+qsd835tqYXcNrtY7AQqB m6CVKQMgrD3UeszrwuRW1tvKTEhDssiubO8ilpGNALGQNgLFt2Yu0SPwj/C/1nSTLS4dDqLnxX LDJvPWNHR+ZhqH6t6ObAj6SrBYrl5cRIOInHod9/XT/z7Gd35n7mKpQsipoWK6s2wMT+tE/Olg UA4NzN1mWxWYV6342OgmWRif X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="142923821" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:37 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:36 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:31 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 07/14] dt-bindings: usb: add bindings for microchip mpfs musb Date: Mon, 17 Jan 2022 11:07:48 +0000 Message-ID: <20220117110755.3433142-8-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add device tree bindings for the usb controller on the Microchip PolarFire SoC. Signed-off-by: Conor Dooley --- .../bindings/usb/microchip,mpfs-musb.yaml | 59 +++++++++++++++++++ 1 file changed, 59 insertions(+) create mode 100644 Documentation/devicetree/bindings/usb/microchip,mpfs-mu= sb.yaml diff --git a/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml= b/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml new file mode 100644 index 000000000000..48c458c65848 --- /dev/null +++ b/Documentation/devicetree/bindings/usb/microchip,mpfs-musb.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/usb/microchip,mpfs-musb.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip MPFS USB Controller Device Tree Bindings + +allOf: + - $ref: usb-drd.yaml# + +maintainers: + - Conor Dooley + +properties: + compatible: + enum: + - microchip,mpfs-musb + + dr_mode: true + + reg: + maxItems: 1 + + interrupts: + minItems: 2 + maxItems: 2 + + interrupt-names: + items: + - const: dma + - const: mc + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - interrupt-names + - clocks + +additionalProperties: false + +examples: + - | + #include "dt-bindings/clock/microchip,mpfs-clock.h" + usb@20201000 { + compatible =3D "microchip,mpfs-musb"; + reg =3D <0x20201000 0x1000>; + clocks =3D <&clkcfg CLK_USB>; + interrupt-parent =3D <&plic>; + interrupts =3D <86>, <87>; + interrupt-names =3D "dma", "mc"; + dr_mode =3D "host"; + }; + +... --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5FD75C433EF for ; Mon, 17 Jan 2022 11:07:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236462AbiAQLHY (ORCPT ); Mon, 17 Jan 2022 06:07:24 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:56001 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238981AbiAQLGr (ORCPT ); Mon, 17 Jan 2022 06:06:47 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417606; x=1673953606; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=fIjKaoQYy7TujQx+21KKjBiOLqfyExjTZHdh1HcL4zk=; b=mzXB6vZcz/WoKdJxBxiShwschbyQeczTg2v1J/e4Pe9eQKwPa0s9yZOV f0hvZemebVy6Fr6lE8y0Kp0abDGtk5E+Bn/nQEaIaxoON0olPYnri0qPk Y+kvWmNbO5s4RGB1URfoMABXHdevyFnqmbiefvXEPrdP1hbfJTBOQSYcu JwNDuxT//uRhIY7IQOKGGY4HTK4ST84CyUYt45Zf7Lf9UhEbZZZzZHJvW 9cj4ZvGvpzsMtQXA6t/hKJLE2xi7G2icj3YwlCFwIv4La+RYzm8we/JZE 0AOLMZ4ug0xy07j8LSss9FX5ey2qLwCB0UvfNpOa2SeVIU6nNeDbIcns6 g==; IronPort-SDR: QwAT9ANZPgUjQw4+9rj57nffj7b1Ft/NUS5AVXHOyr5iwfiG2t0HsyUTlt//+vkcIEA32nAc5U B8nKSIpYLjxUfSDJT9Z8E3l0ayKzz873fIvdiiDempXZm27fIUkrkSnsL/VZG7xld/hfc8l8ms kTgzVQGHmOJiXo+0H7Xvx/INj47dtRcEtZ7c2DHTH3WEAQmAZ+UiusT3esk3Y1Jr6T7UFTq75e KwQO6cjMGVKvChGeV+1zVh9bLCJYkPCFM0WPDIQi5q3h9TeNiZ8n0KBLPY0WsTt/7hq/CXlVy4 jS28T4I9hDzzJz2ZGN1Y9a8+ X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="142923836" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:45 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:43 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:38 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 08/14] dt-bindings: pwm: add microchip corepwm binding Date: Mon, 17 Jan 2022 11:07:49 +0000 Message-ID: <20220117110755.3433142-9-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add device tree bindings for the Microchip fpga fabric based "core" PWM controller. Signed-off-by: Conor Dooley --- .../bindings/pwm/microchip,corepwm.yaml | 75 +++++++++++++++++++ 1 file changed, 75 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/microchip,corepwm= .yaml diff --git a/Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml b= /Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml new file mode 100644 index 000000000000..26a77cde2465 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/microchip,corepwm.yaml @@ -0,0 +1,75 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/microchip,corepwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip ip core PWM controller bindings + +maintainers: + - Conor Dooley + +description: | + corePWM is an 16 channel pulse width modulator FPGA IP + + https://www.microsemi.com/existing-parts/parts/152118 + +properties: + compatible: + items: + - const: microchip,corepwm-rtl-v4 + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#pwm-cells": + const: 2 + + microchip,sync-update: + description: | + In synchronous mode, all channels are updated at the beginning of th= e PWM period. + Asynchronous mode is relevant to applications such as LED control, w= here + synchronous updates are not required. Asynchronous mode lowers the a= rea size, + reducing shadow register requirements. This can be set at run time, = provided + SHADOW_REG_EN is asserted. SHADOW_REG_EN is set by the FPGA bitstrea= m programmed + to the device. + Each bit corresponds to a PWM channel & represents whether synchrono= us mode is + possible for the PWM channel. + + $ref: /schemas/types.yaml#/definitions/uint16 + default: 0 + + microchip,dac-mode: + description: | + Optional, per-channel Low Ripple DAC mode is possible on this IP cor= e. It creates + a minimum period pulse train whose High/Low average is that of the c= hosen duty + cycle. This "DAC" will have far better bandwidth and ripple performa= nce than the + standard PWM algorithm can achieve. + Each bit corresponds to a PWM channel & represents whether dac mode = is enabled + that PWM channel. + + $ref: /schemas/types.yaml#/definitions/uint16 + default: 0 + +required: + - compatible + - reg + - clocks + - "#pwm-cells" + +additionalProperties: false + +examples: + - | + #include "dt-bindings/clock/microchip,mpfs-clock.h" + pwm@41000000 { + compatible =3D "microchip,corepwm-rtl-v4"; + microchip,sync-update =3D /bits/ 16 <0>; + clocks =3D <&clkcfg CLK_FIC3>; + reg =3D <0x41000000 0xF0>; + #pwm-cells =3D <2>; + }; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 50D64C433F5 for ; Mon, 17 Jan 2022 11:07:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239024AbiAQLHR (ORCPT ); Mon, 17 Jan 2022 06:07:17 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:32509 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233791AbiAQLGy (ORCPT ); Mon, 17 Jan 2022 06:06:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417613; x=1673953613; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=fNSJRc4zcAnu3goaOseox9vQTabpFxy5Ys0dDRtHxM4=; b=luIE5FKmEBCDG20IhzNV1nal3GpyTqgOW9ao+BrUbjTRc1dpbc/ZI4Wd BbVs9LJ1AP0wXNM9jwiWaOgPs+KEqpbaHo98D3TsXBDOvU8vB5LoydU90 SaUwri+Uk9zeWmU39ItsHl8GPe7TJySERkQ88u8MJjBrvgKdpkmC86OoJ nR4RKHmKan0ABXL/6UpawQI38yFy6uY2ptWEbuLiuO5QKSwHEoVcAgFmk P3mk9Q1QSUv6qXs3dXpTFA6PLiABdJeGnzdLmRmVF8+qnzQS8hzUYpdpZ 4CPC0xvq+w7ONBd7+pqaIeERmzC2indnuXkrW0mIib32IdDcSleT5zAP5 w==; IronPort-SDR: cLMSqGkNuMDrlafdyzPs5GyTZhqofsJlyA8jVSbw5mGNvIOpIRQmpEnQs7BYfnP81j0U4Bywph pXTqwNw4mWNBDOVEd0PfNC4XcCAbbn5pWMZer11gTOGnTfyzdIu4FmtXPSzTcpA/z3BBfyXmmE nJjbHfIoSAYI0lgs1FE6wp65bOUt3XmLrgA/4SOuw83/EixQ0acGthpkOnLGeMCNgiqvWRcoSv J0RcCg886TsPN+K/u3Io7bI/S3s3eXIwdlb46bsWw3ME3792Kiv7U0NpHJNMnm7X6LJbWRxTId J0idIgOgvUbnOHJj6DTnRYtO X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="82713540" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:52 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:51 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:45 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 09/14] riscv: dts: microchip: use clk defines for icicle kit Date: Mon, 17 Jan 2022 11:07:50 +0000 Message-ID: <20220117110755.3433142-10-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Update the Microchip Icicle kit device tree by replacing clock related magic numbers with their defined counterparts. Signed-off-by: Conor Dooley --- .../microchip/microchip-mpfs-icicle-kit.dts | 2 +- .../boot/dts/microchip/microchip-mpfs.dtsi | 25 ++++++++++--------- 2 files changed, 14 insertions(+), 13 deletions(-) diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts b/= arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts index 0c748ae1b006..6d19ba196f12 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts @@ -31,7 +31,7 @@ cpus { memory@80000000 { device_type =3D "memory"; reg =3D <0x0 0x80000000 0x0 0x40000000>; - clocks =3D <&clkcfg 26>; + clocks =3D <&clkcfg CLK_DDRC>; }; }; =20 diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv= /boot/dts/microchip/microchip-mpfs.dtsi index 869aaf0d5c06..717e39b30a15 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi @@ -2,6 +2,7 @@ /* Copyright (c) 2020 Microchip Technology Inc */ =20 /dts-v1/; +#include "dt-bindings/clock/microchip,mpfs-clock.h" =20 / { #address-cells =3D <2>; @@ -14,7 +15,6 @@ cpus { #size-cells =3D <0>; =20 cpu@0 { - clock-frequency =3D <0>; compatible =3D "sifive,e51", "sifive,rocket0", "riscv"; device_type =3D "cpu"; i-cache-block-size =3D <64>; @@ -22,6 +22,7 @@ cpu@0 { i-cache-size =3D <16384>; reg =3D <0>; riscv,isa =3D "rv64imac"; + clocks =3D <&clkcfg CLK_CPU>; status =3D "disabled"; =20 cpu0_intc: interrupt-controller { @@ -32,7 +33,6 @@ cpu0_intc: interrupt-controller { }; =20 cpu@1 { - clock-frequency =3D <0>; compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -48,6 +48,7 @@ cpu@1 { mmu-type =3D "riscv,sv39"; reg =3D <1>; riscv,isa =3D "rv64imafdc"; + clocks =3D <&clkcfg CLK_CPU>; tlb-split; status =3D "okay"; =20 @@ -59,7 +60,6 @@ cpu1_intc: interrupt-controller { }; =20 cpu@2 { - clock-frequency =3D <0>; compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -75,6 +75,7 @@ cpu@2 { mmu-type =3D "riscv,sv39"; reg =3D <2>; riscv,isa =3D "rv64imafdc"; + clocks =3D <&clkcfg CLK_CPU>; tlb-split; status =3D "okay"; =20 @@ -86,7 +87,6 @@ cpu2_intc: interrupt-controller { }; =20 cpu@3 { - clock-frequency =3D <0>; compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -102,6 +102,7 @@ cpu@3 { mmu-type =3D "riscv,sv39"; reg =3D <3>; riscv,isa =3D "rv64imafdc"; + clocks =3D <&clkcfg CLK_CPU>; tlb-split; status =3D "okay"; =20 @@ -113,7 +114,6 @@ cpu3_intc: interrupt-controller { }; =20 cpu@4 { - clock-frequency =3D <0>; compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -129,6 +129,7 @@ cpu@4 { mmu-type =3D "riscv,sv39"; reg =3D <4>; riscv,isa =3D "rv64imafdc"; + clocks =3D <&clkcfg CLK_CPU>; tlb-split; status =3D "okay"; cpu4_intc: interrupt-controller { @@ -210,7 +211,7 @@ serial0: serial@20000000 { interrupt-parent =3D <&plic>; interrupts =3D <90>; current-speed =3D <115200>; - clocks =3D <&clkcfg 8>; + clocks =3D <&clkcfg CLK_MMUART0>; status =3D "disabled"; }; =20 @@ -222,7 +223,7 @@ serial1: serial@20100000 { interrupt-parent =3D <&plic>; interrupts =3D <91>; current-speed =3D <115200>; - clocks =3D <&clkcfg 9>; + clocks =3D <&clkcfg CLK_MMUART1>; status =3D "disabled"; }; =20 @@ -234,7 +235,7 @@ serial2: serial@20102000 { interrupt-parent =3D <&plic>; interrupts =3D <92>; current-speed =3D <115200>; - clocks =3D <&clkcfg 10>; + clocks =3D <&clkcfg CLK_MMUART2>; status =3D "disabled"; }; =20 @@ -246,7 +247,7 @@ serial3: serial@20104000 { interrupt-parent =3D <&plic>; interrupts =3D <93>; current-speed =3D <115200>; - clocks =3D <&clkcfg 11>; + clocks =3D <&clkcfg CLK_MMUART3>; status =3D "disabled"; }; =20 @@ -256,7 +257,7 @@ mmc: mmc@20008000 { reg =3D <0x0 0x20008000 0x0 0x1000>; interrupt-parent =3D <&plic>; interrupts =3D <88>, <89>; - clocks =3D <&clkcfg 6>; + clocks =3D <&clkcfg CLK_MMC>; max-frequency =3D <200000000>; status =3D "disabled"; }; @@ -267,7 +268,7 @@ emac0: ethernet@20110000 { interrupt-parent =3D <&plic>; interrupts =3D <64>, <65>, <66>, <67>; local-mac-address =3D [00 00 00 00 00 00]; - clocks =3D <&clkcfg 4>, <&clkcfg 2>; + clocks =3D <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>; clock-names =3D "pclk", "hclk"; status =3D "disabled"; #address-cells =3D <1>; @@ -280,7 +281,7 @@ emac1: ethernet@20112000 { interrupt-parent =3D <&plic>; interrupts =3D <70>, <71>, <72>, <73>; local-mac-address =3D [00 00 00 00 00 00]; - clocks =3D <&clkcfg 5>, <&clkcfg 2>; + clocks =3D <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>; status =3D "disabled"; clock-names =3D "pclk", "hclk"; #address-cells =3D <1>; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9219DC4167B for ; Mon, 17 Jan 2022 11:07:06 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239017AbiAQLHE (ORCPT ); Mon, 17 Jan 2022 06:07:04 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:32509 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238988AbiAQLHA (ORCPT ); Mon, 17 Jan 2022 06:07:00 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417620; x=1673953620; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=kM9r1xW/DHGqgb4EQRJlkwePmu9HkhIfNKIm9H/2uhU=; b=gynnwEx86HClbEdJtS4gOcRV7W60mr5Gh7XlFYosnOFQ2zy8OrhzPP3t fOSfjHSwVXOyFdX2ee/nE6kcQeStDGLpPIdR+FLGgaAG6UVMbpDHq0a46 tA5mgLcD9KSm3Cu66/GM0CvWv/gFccr0haUq4zpsDazXvJj4A/ivmXhtU ToBCTXx+8enYzsjvxLtF+aGs/+6H+n2EVj5VEBrNDBSYXWlMNelhIJoS0 /qfRzyxuXcUsnnwQFFCCwam3iesRFv0blg2YmaXlcmmcya3//2Aj0BtxL GhUI8pzcd6Z3BWxB+jhlxhnUn8IH5ePqo/rF75qIa26lm83dINWiAcn5d g==; IronPort-SDR: rL7MqIuYxT/nV8q++65dJNBx1ujqOnv2+nEcs4KeIpuTq1aMXzh10f8x0jP/7NWtJ5X8e4Fwiv qO47FFq5+lTGcJvd0xFFT+kvhJ2XNE04sSa3l8ELxufC5EYjMRbb310HC8bjndBau6CS6+8Pqd 1cg3FZ41uy1+F5LM4OIJSYgj6pFE5uDjKp2x7idr2oybylDfktaj1O3JSoTdkN7Z2tqI3C2X7S mK13tmQZ9WNHsPlMgNX9BA4uD0cTPi94aedNevmJAWAjgYydBur/iYryfm26YEGXEzUhyUvvCn JIQQU0A6row2myBbV+x1OktE X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="82713566" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:06:59 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:06:58 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:52 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 10/14] riscv: dts: microchip: add fpga fabric section to icicle kit Date: Mon, 17 Jan 2022 11:07:51 +0000 Message-ID: <20220117110755.3433142-11-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Split the device tree for the Microchip MPFS into two sections by adding microchip-mpfs-fabric.dtsi, which contains peripherals contained in the FPGA fabric. Signed-off-by: Conor Dooley --- .../dts/microchip/microchip-mpfs-fabric.dtsi | 25 +++++++++++++++++++ .../microchip/microchip-mpfs-icicle-kit.dts | 8 ++++++ .../boot/dts/microchip/microchip-mpfs.dtsi | 1 + 3 files changed, 34 insertions(+) create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs-fabric.dtsi diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-fabric.dtsi b/arc= h/riscv/boot/dts/microchip/microchip-mpfs-fabric.dtsi new file mode 100644 index 000000000000..c1dcd56b0679 --- /dev/null +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-fabric.dtsi @@ -0,0 +1,25 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* Copyright (c) 2020-2021 Microchip Technology Inc */ + +/ { + core_pwm0: pwm@41000000 { + compatible =3D "microchip,corepwm-rtl-v4"; + reg =3D <0x0 0x41000000 0x0 0xF0>; + microchip,sync-update =3D /bits/ 16 <0>; + #pwm-cells =3D <2>; + clocks =3D <&clkcfg CLK_FIC3>; + status =3D "disabled"; + }; + + i2c2: i2c@44000000 { + compatible =3D "microchip,corei2c-rtl-v7"; + reg =3D <0x0 0x44000000 0x0 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + clocks =3D <&clkcfg CLK_FIC3>; + interrupt-parent =3D <&plic>; + interrupts =3D <122>; + clock-frequency =3D <100000>; + status =3D "disabled"; + }; +}; diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts b/= arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts index 6d19ba196f12..ab803f71626a 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts @@ -68,6 +68,10 @@ &mmc { sd-uhs-sdr104; }; =20 +&i2c2 { + status =3D "okay"; +}; + &emac0 { phy-mode =3D "sgmii"; phy-handle =3D <&phy0>; @@ -86,3 +90,7 @@ phy1: ethernet-phy@9 { ti,fifo-depth =3D <0x01>; }; }; + +&core_pwm0 { + status =3D "okay"; +}; diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv= /boot/dts/microchip/microchip-mpfs.dtsi index 717e39b30a15..c7d73756c9b8 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi @@ -3,6 +3,7 @@ =20 /dts-v1/; #include "dt-bindings/clock/microchip,mpfs-clock.h" +#include "microchip-mpfs-fabric.dtsi" =20 / { #address-cells =3D <2>; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 13105C4321E for ; Mon, 17 Jan 2022 11:07:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239089AbiAQLH2 (ORCPT ); Mon, 17 Jan 2022 06:07:28 -0500 Received: from esa.microchip.iphmx.com ([68.232.153.233]:42001 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238955AbiAQLHS (ORCPT ); Mon, 17 Jan 2022 06:07:18 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417637; x=1673953637; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=+qH7HMSOPFKBmxTG20fZqNF22IDbX+pnvB7ZV38QTjs=; b=i0Qpf1RtNAt0xGGdvJWFyVvXbD4cCLG9OCIRZ4JGZXUyTYkozm2Brud7 LNtFgcKT63a8ukuFSSFyBu61d7/tCNONFOdfneyzSxz97Ms7JgzjIM22y w/6U5zllFhW513UBKn7P9BbGr7WbJ99BJiZ20cqbt6B0nUf+FVAb9z3YY k6WbE1R7MzZ139Ls/EkyLjp+vC9wsYQSK5z/gUsppOUxxUNm26y2SWjst Wff91MNMLJjlC52Z3hhO7C4Yf9G4in7+IvfUd6BeVBt3TyqZlyUyYmuMF zl3LPuuBRYsORqSRWa5WRUTJrcAnR7HpaxBTsyVYxXuwD3YxJ6GbxsIwx w==; IronPort-SDR: mX316A7WpmrbaPTYrB9t9max+bjjvZ0MBkiPzPyBorNlby4Ai+Wo2F1rN+BLHXJZRWofFlbdUl ro5VNUUdQrWqfb/atlJGxUU8AOdmv3JDU75Irtpc+6XjhYDLbIGw0SdvyvwBIpBW0u+6oPfG47 mVkiwH1yZ8+RpHIMDCQoJ6Sz1FhEYejgqRvPOnvmzETDxtXg9ZfWGzns8IKWUwgpz1b49bbUtt faDd13jsk7CTO4bzXr1kIf8Ysicbt7bHXob6VJ0OCXlPb05Xd1xaqOTmrFNAfocFnNLBFori5h ruiqsXCU+44a6UuGcaeJnIi8 X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="158890129" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:07:15 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:07:05 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:06:59 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 11/14] riscv: dts: microchip: refactor icicle kit device tree Date: Mon, 17 Jan 2022 11:07:52 +0000 Message-ID: <20220117110755.3433142-12-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Assorted minor changes to the MPFS/Icicle kit device tree: - rename serial to mmuart to match microchip documentation - move phy0 inside mac1 node to match phy configuration - add labels where missing (cpus, cache controller) - add missing address cells & interrupts to MACs Signed-off-by: Conor Dooley --- .../microchip/microchip-mpfs-icicle-kit.dts | 37 ++--- .../boot/dts/microchip/microchip-mpfs.dtsi | 65 +++++---- arch/riscv/configs/icicle_kit_defconfig | 134 ++++++++++++++++++ 3 files changed, 186 insertions(+), 50 deletions(-) create mode 100644 arch/riscv/configs/icicle_kit_defconfig diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts b/= arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts index ab803f71626a..c51bd7cf500f 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts @@ -1,5 +1,5 @@ // SPDX-License-Identifier: (GPL-2.0 OR MIT) -/* Copyright (c) 2020 Microchip Technology Inc */ +/* Copyright (c) 2020-2021 Microchip Technology Inc */ =20 /dts-v1/; =20 @@ -13,11 +13,11 @@ / { compatible =3D "microchip,mpfs-icicle-kit", "microchip,mpfs"; =20 aliases { - ethernet0 =3D &emac1; - serial0 =3D &serial0; - serial1 =3D &serial1; - serial2 =3D &serial2; - serial3 =3D &serial3; + ethernet0 =3D &mac1; + serial0 =3D &mmuart0; + serial1 =3D &mmuart1; + serial2 =3D &mmuart2; + serial3 =3D &mmuart3; }; =20 chosen { @@ -39,19 +39,19 @@ &refclk { clock-frequency =3D <600000000>; }; =20 -&serial0 { +&mmuart0 { status =3D "okay"; }; =20 -&serial1 { +&mmuart1 { status =3D "okay"; }; =20 -&serial2 { +&mmuart2 { status =3D "okay"; }; =20 -&serial3 { +&mmuart3 { status =3D "okay"; }; =20 @@ -61,7 +61,10 @@ &mmc { bus-width =3D <4>; disable-wp; cap-sd-highspeed; + cap-mmc-highspeed; card-detect-delay =3D <200>; + mmc-ddr-1_8v; + mmc-hs200-1_8v; sd-uhs-sdr12; sd-uhs-sdr25; sd-uhs-sdr50; @@ -72,22 +75,22 @@ &i2c2 { status =3D "okay"; }; =20 -&emac0 { +&mac0 { phy-mode =3D "sgmii"; phy-handle =3D <&phy0>; - phy0: ethernet-phy@8 { - reg =3D <8>; - ti,fifo-depth =3D <0x01>; - }; }; =20 -&emac1 { +&mac1 { status =3D "okay"; phy-mode =3D "sgmii"; phy-handle =3D <&phy1>; phy1: ethernet-phy@9 { reg =3D <9>; - ti,fifo-depth =3D <0x01>; + ti,fifo-depth =3D <0x1>; + }; + phy0: ethernet-phy@8 { + reg =3D <8>; + ti,fifo-depth =3D <0x1>; }; }; =20 diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv= /boot/dts/microchip/microchip-mpfs.dtsi index c7d73756c9b8..62bd00092bcc 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi @@ -1,5 +1,5 @@ // SPDX-License-Identifier: (GPL-2.0 OR MIT) -/* Copyright (c) 2020 Microchip Technology Inc */ +/* Copyright (c) 2020-2021 Microchip Technology Inc */ =20 /dts-v1/; #include "dt-bindings/clock/microchip,mpfs-clock.h" @@ -15,7 +15,7 @@ cpus { #address-cells =3D <1>; #size-cells =3D <0>; =20 - cpu@0 { + cpu0: cpu@0 { compatible =3D "sifive,e51", "sifive,rocket0", "riscv"; device_type =3D "cpu"; i-cache-block-size =3D <64>; @@ -33,7 +33,7 @@ cpu0_intc: interrupt-controller { }; }; =20 - cpu@1 { + cpu1: cpu@1 { compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -60,7 +60,7 @@ cpu1_intc: interrupt-controller { }; }; =20 - cpu@2 { + cpu2: cpu@2 { compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -87,7 +87,7 @@ cpu2_intc: interrupt-controller { }; }; =20 - cpu@3 { + cpu3: cpu@3 { compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -114,7 +114,7 @@ cpu3_intc: interrupt-controller { }; }; =20 - cpu@4 { + cpu4: cpu@4 { compatible =3D "sifive,u54-mc", "sifive,rocket0", "riscv"; d-cache-block-size =3D <64>; d-cache-sets =3D <64>; @@ -152,8 +152,9 @@ soc { compatible =3D "simple-bus"; ranges; =20 - cache-controller@2010000 { + cctrllr: cache-controller@2010000 { compatible =3D "sifive,fu540-c000-ccache", "cache"; + reg =3D <0x0 0x2010000 0x0 0x1000>; cache-block-size =3D <64>; cache-level =3D <2>; cache-sets =3D <1024>; @@ -161,10 +162,9 @@ cache-controller@2010000 { cache-unified; interrupt-parent =3D <&plic>; interrupts =3D <1>, <2>, <3>; - reg =3D <0x0 0x2010000 0x0 0x1000>; }; =20 - clint@2000000 { + clint: clint@2000000 { compatible =3D "sifive,fu540-c000-clint", "sifive,clint0"; reg =3D <0x0 0x2000000 0x0 0xC000>; interrupts-extended =3D <&cpu0_intc 3>, <&cpu0_intc 7>, @@ -174,6 +174,15 @@ clint@2000000 { <&cpu4_intc 3>, <&cpu4_intc 7>; }; =20 + dma@3000000 { + compatible =3D "sifive,fu540-c000-pdma"; + reg =3D <0x0 0x3000000 0x0 0x8000>; + interrupt-parent =3D <&plic>; + interrupts =3D <23>, <24>, <25>, <26>, <27>, <28>, <29>, + <30>; + #dma-cells =3D <1>; + }; + plic: interrupt-controller@c000000 { compatible =3D "sifive,fu540-c000-plic", "sifive,plic-1.0.0"; reg =3D <0x0 0xc000000 0x0 0x4000000>; @@ -188,15 +197,6 @@ plic: interrupt-controller@c000000 { riscv,ndev =3D <186>; }; =20 - dma@3000000 { - compatible =3D "sifive,fu540-c000-pdma"; - reg =3D <0x0 0x3000000 0x0 0x8000>; - interrupt-parent =3D <&plic>; - interrupts =3D <23>, <24>, <25>, <26>, <27>, <28>, <29>, - <30>; - #dma-cells =3D <1>; - }; - clkcfg: clkcfg@20002000 { compatible =3D "microchip,mpfs-clkcfg"; reg =3D <0x0 0x20002000 0x0 0x1000>; @@ -204,7 +204,7 @@ clkcfg: clkcfg@20002000 { #clock-cells =3D <1>; }; =20 - serial0: serial@20000000 { + mmuart0: serial@20000000 { compatible =3D "ns16550a"; reg =3D <0x0 0x20000000 0x0 0x400>; reg-io-width =3D <4>; @@ -216,7 +216,7 @@ serial0: serial@20000000 { status =3D "disabled"; }; =20 - serial1: serial@20100000 { + mmuart1: serial@20100000 { compatible =3D "ns16550a"; reg =3D <0x0 0x20100000 0x0 0x400>; reg-io-width =3D <4>; @@ -228,7 +228,7 @@ serial1: serial@20100000 { status =3D "disabled"; }; =20 - serial2: serial@20102000 { + mmuart2: serial@20102000 { compatible =3D "ns16550a"; reg =3D <0x0 0x20102000 0x0 0x400>; reg-io-width =3D <4>; @@ -240,7 +240,7 @@ serial2: serial@20102000 { status =3D "disabled"; }; =20 - serial3: serial@20104000 { + mmuart3: serial@20104000 { compatible =3D "ns16550a"; reg =3D <0x0 0x20104000 0x0 0x400>; reg-io-width =3D <4>; @@ -257,37 +257,36 @@ mmc: mmc@20008000 { compatible =3D "microchip,mpfs-sd4hc", "cdns,sd4hc"; reg =3D <0x0 0x20008000 0x0 0x1000>; interrupt-parent =3D <&plic>; - interrupts =3D <88>, <89>; + interrupts =3D <88>; clocks =3D <&clkcfg CLK_MMC>; max-frequency =3D <200000000>; status =3D "disabled"; }; =20 - emac0: ethernet@20110000 { + mac0: ethernet@20110000 { compatible =3D "cdns,macb"; reg =3D <0x0 0x20110000 0x0 0x2000>; + #address-cells =3D <1>; + #size-cells =3D <0>; interrupt-parent =3D <&plic>; - interrupts =3D <64>, <65>, <66>, <67>; + interrupts =3D <64>, <65>, <66>, <67>, <68>, <69>; local-mac-address =3D [00 00 00 00 00 00]; clocks =3D <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>; clock-names =3D "pclk", "hclk"; status =3D "disabled"; - #address-cells =3D <1>; - #size-cells =3D <0>; }; =20 - emac1: ethernet@20112000 { + mac1: ethernet@20112000 { compatible =3D "cdns,macb"; reg =3D <0x0 0x20112000 0x0 0x2000>; + #address-cells =3D <1>; + #size-cells =3D <0>; interrupt-parent =3D <&plic>; - interrupts =3D <70>, <71>, <72>, <73>; + interrupts =3D <70>, <71>, <72>, <73>, <74>, <75>; local-mac-address =3D [00 00 00 00 00 00]; clocks =3D <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>; - status =3D "disabled"; clock-names =3D "pclk", "hclk"; - #address-cells =3D <1>; - #size-cells =3D <0>; + status =3D "disabled"; }; - }; }; diff --git a/arch/riscv/configs/icicle_kit_defconfig b/arch/riscv/configs/i= cicle_kit_defconfig new file mode 100644 index 000000000000..f484130e723d --- /dev/null +++ b/arch/riscv/configs/icicle_kit_defconfig @@ -0,0 +1,134 @@ +CONFIG_SYSVIPC=3Dy +CONFIG_POSIX_MQUEUE=3Dy +CONFIG_NO_HZ_IDLE=3Dy +CONFIG_HIGH_RES_TIMERS=3Dy +CONFIG_IKCONFIG=3Dy +CONFIG_IKCONFIG_PROC=3Dy +CONFIG_CGROUPS=3Dy +CONFIG_CGROUP_SCHED=3Dy +CONFIG_CFS_BANDWIDTH=3Dy +CONFIG_CGROUP_BPF=3Dy +CONFIG_NAMESPACES=3Dy +CONFIG_USER_NS=3Dy +CONFIG_BLK_DEV_INITRD=3Dy +CONFIG_EXPERT=3Dy +CONFIG_KALLSYMS_ALL=3Dy +CONFIG_BPF_SYSCALL=3Dy +CONFIG_SOC_MICROCHIP_POLARFIRE=3Dy +CONFIG_SMP=3Dy +CONFIG_CMDLINE=3D"earlyprintk earlycon=3Dsbi debug uio_pdrv_genirq.of_id= =3Dgeneric-uio" +CONFIG_JUMP_LABEL=3Dy +CONFIG_MODULES=3Dy +CONFIG_MODULE_UNLOAD=3Dy +CONFIG_BLK_DEV_ZONED=3Dy +CONFIG_PARTITION_ADVANCED=3Dy +CONFIG_NET=3Dy +CONFIG_PACKET=3Dy +CONFIG_UNIX=3Dy +CONFIG_INET=3Dy +CONFIG_NETLINK_DIAG=3Dy +CONFIG_PCI=3Dy +CONFIG_PCI_DEBUG=3Dy +CONFIG_PCI_HOST_GENERIC=3Dy +CONFIG_PCIE_MICROCHIP_HOST=3Dy +CONFIG_DEVTMPFS=3Dy +CONFIG_DEVTMPFS_MOUNT=3Dy +CONFIG_BLK_DEV_LOOP=3Dy +CONFIG_BLK_DEV_NBD=3Dy +CONFIG_BLK_DEV_NVME=3Dy +CONFIG_BLK_DEV_SD=3Dy +CONFIG_BLK_DEV_SR=3Dy +CONFIG_ATA=3Dy +CONFIG_NETDEVICES=3Dy +CONFIG_MACB=3Dy +CONFIG_R8169=3Dy +CONFIG_INPUT_MOUSEDEV=3Dy +CONFIG_INPUT_EVDEV=3Dy +CONFIG_SERIAL_8250=3Dy +CONFIG_SERIAL_8250_CONSOLE=3Dy +CONFIG_SERIAL_OF_PLATFORM=3Dy +CONFIG_SERIAL_EARLYCON_RISCV_SBI=3Dy +CONFIG_HW_RANDOM=3Dy +CONFIG_HW_RANDOM_POLARFIRE_SOC=3Dy +CONFIG_I2C_CHARDEV=3Dy +CONFIG_I2C_MICROCHIP=3Dy +CONFIG_SPI=3Dy +CONFIG_SPI_POLARFIRE_SOC=3Dy +CONFIG_SPI_POLARFIRE_SOC_QSPI=3Dy +CONFIG_SPI_SPIDEV=3Dy +CONFIG_GPIOLIB=3Dy +CONFIG_GPIO_SYSFS=3Dy +CONFIG_GPIO_POLARFIRE_SOC=3Dy +CONFIG_POWER_RESET=3Dy +CONFIG_MEDIA_SUPPORT=3Dy +CONFIG_MEDIA_USB_SUPPORT=3Dy +CONFIG_USB_VIDEO_CLASS=3Dy +CONFIG_V4L_PLATFORM_DRIVERS=3Dy +CONFIG_DRM=3Dy +CONFIG_DRM_RADEON=3Dy +CONFIG_DRM_NOUVEAU=3Dy +CONFIG_FRAMEBUFFER_CONSOLE=3Dy +CONFIG_USB=3Dy +CONFIG_USB_XHCI_HCD=3Dy +CONFIG_USB_XHCI_PLATFORM=3Dy +CONFIG_USB_EHCI_HCD=3Dy +CONFIG_USB_EHCI_HCD_PLATFORM=3Dy +CONFIG_USB_OHCI_HCD=3Dy +CONFIG_USB_OHCI_HCD_PLATFORM=3Dy +CONFIG_USB_ACM=3Dy +CONFIG_USB_STORAGE=3Dy +CONFIG_USB_MUSB_HDRC=3Dy +CONFIG_USB_MUSB_POLARFIRE_SOC=3Dy +CONFIG_USB_INVENTRA_DMA=3Dy +CONFIG_USB_SERIAL=3Dy +CONFIG_NOP_USB_XCEIV=3Dy +CONFIG_MMC=3Dy +CONFIG_MMC_SDHCI=3Dy +CONFIG_MMC_SDHCI_PLTFM=3Dy +CONFIG_MMC_SDHCI_CADENCE=3Dy +CONFIG_MMC_SPI=3Dy +CONFIG_RTC_CLASS=3Dy +CONFIG_RTC_DRV_POLARFIRE_SOC=3Dy +CONFIG_DMADEVICES=3Dy +CONFIG_SF_PDMA=3Dy +CONFIG_UIO=3Dy +CONFIG_UIO_PDRV_GENIRQ=3Dy +CONFIG_UIO_DMEM_GENIRQ=3Dy +CONFIG_UIO_MICROCHIP_CAN=3Dy +CONFIG_UIO_MICROCHIP_PDMA=3Dy +CONFIG_UIO_MICROCHIP_DMA=3Dy +CONFIG_MAILBOX=3Dy +CONFIG_POLARFIRE_SOC_MAILBOX=3Dy +CONFIG_POLARFIRE_SOC_SYS_CTRL=3Dy +CONFIG_POLARFIRE_SOC_GENERIC_SERVICE=3Dy +CONFIG_IIO=3Dy +CONFIG_IIO_SW_DEVICE=3Dy +CONFIG_IIO_SW_TRIGGER=3Dy +CONFIG_PAC193X=3Dy +CONFIG_PWM=3Dy +CONFIG_PWM_MICROCHIP_CORE=3Dy +CONFIG_EXT4_FS=3Dy +CONFIG_EXT4_FS_POSIX_ACL=3Dy +CONFIG_FANOTIFY=3Dy +CONFIG_MSDOS_FS=3Dy +CONFIG_VFAT_FS=3Dy +CONFIG_FAT_DEFAULT_IOCHARSET=3D"ascii" +CONFIG_EXFAT_FS=3Dy +CONFIG_TMPFS=3Dy +CONFIG_TMPFS_POSIX_ACL=3Dy +CONFIG_NFS_FS=3Dy +CONFIG_NFS_V4=3Dy +CONFIG_NFS_V4_1=3Dy +CONFIG_NFS_V4_2=3Dy +CONFIG_NLS_CODEPAGE_437=3Dy +CONFIG_NLS_CODEPAGE_850=3Dy +CONFIG_NLS_ASCII=3Dy +CONFIG_NLS_ISO8859_1=3Dy +CONFIG_NLS_UTF8=3Dy +CONFIG_PRINTK_TIME=3Dy +CONFIG_SCHED_STACK_END_CHECK=3Dy +CONFIG_SOFTLOCKUP_DETECTOR=3Dy +CONFIG_WQ_WATCHDOG=3Dy +CONFIG_SCHEDSTATS=3Dy +CONFIG_DEBUG_SPINLOCK=3Dy +CONFIG_STACKTRACE=3Dy --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 489DFC433F5 for ; Mon, 17 Jan 2022 11:07:38 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233882AbiAQLHh (ORCPT ); Mon, 17 Jan 2022 06:07:37 -0500 Received: from esa.microchip.iphmx.com ([68.232.153.233]:26026 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239067AbiAQLH0 (ORCPT ); Mon, 17 Jan 2022 06:07:26 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417647; x=1673953647; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=pD2aY7DqfNmFRox5FSceK6PpE1ZFD5MRqAvK8t412Tw=; b=Gbx1puJDGBb4y89DPGPCaEEGgEWu0UTJu4kHI/Qo9yzQxVjKI3XWQ8i0 sSWT/UOlKei2XUVidCMXkR2v1347Ops/3XGmm1t4nupGN6Htifqy7x60k nfG/Y7dPYLkhG+0unSjXpmpx03YisEHogh9RkuhaASzDv82MefVmotw4l NioiJYY1VUcgiCPirVQA0HLaw0Goz5E7qY1tERvmbhEfQ/50ptYrBJCxI 6ewqiQNGTVcI1WHcDaEVGUEOFDOf9xEMBbyZLu6cGgQNDJBEsUfVBHC3g d089wJzz/FlQD+MZkkfDK9nT7ICKCRQO2Knx1IFit9oGaKJNcpuX5UExG w==; IronPort-SDR: 2p3ThZoxkLDgVPS2Nx73TbKIaaMgzmcGaOIIOseXHRln+LXTYMdl6wOEyvieH2t8GH1Twfhvj9 1WTiXu7H0Jz5aDzSdgbM5r8p3KlKXSz4/lPCtl0Y0k0KGZht8/ofHOZNTIDodCQUY7oADyN16G yFWrk7tySgYmC/rUN46MnfiD9IkpdtmQ729LmU+OkcZQzg8XNrWZ/U5PMpP6wQKB7DfsFiZzMW 0PUUf79rhSBcS6g7z+zPPRGnC4RpDAIPvb6PcQAxJJXS4SQA817/b5PtanychTF7zWfbQAZJAs ip+jAHYIRQgShuS4daZi8Qmm X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="149870690" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:07:21 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.87.72) by chn-vm-ex02.mchp-main.com (10.10.87.72) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:07:13 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:07:07 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 12/14] riscv: dts: microchip: update peripherals in icicle kit device tree Date: Mon, 17 Jan 2022 11:07:53 +0000 Message-ID: <20220117110755.3433142-13-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Assorted minor changes to the MPFS/Icicle kit device tree: - enable mmuart4 instead of mmuart0 - remove sifive pdma - split memory node to match updated fpga design - move stdout path to serial1 to avoid collision with bootloader running on the e51 Signed-off-by: Conor Dooley --- .../microchip/microchip-mpfs-icicle-kit.dts | 23 +++++++++++++------ .../boot/dts/microchip/microchip-mpfs.dtsi | 23 +++++++++++-------- 2 files changed, 29 insertions(+), 17 deletions(-) diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts b/= arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts index c51bd7cf500f..dc5f351b10c4 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts @@ -18,20 +18,29 @@ aliases { serial1 =3D &mmuart1; serial2 =3D &mmuart2; serial3 =3D &mmuart3; + serial4 =3D &mmuart4; }; =20 chosen { - stdout-path =3D "serial0:115200n8"; + stdout-path =3D "serial1:115200n8"; }; =20 cpus { timebase-frequency =3D ; }; =20 - memory@80000000 { + ddrc_cache_lo: memory@80000000 { device_type =3D "memory"; - reg =3D <0x0 0x80000000 0x0 0x40000000>; + reg =3D <0x0 0x80000000 0x0 0x2e000000>; clocks =3D <&clkcfg CLK_DDRC>; + status =3D "okay"; + }; + + ddrc_cache_hi: memory@1000000000 { + device_type =3D "memory"; + reg =3D <0x10 0x0 0x0 0x40000000>; + clocks =3D <&clkcfg CLK_DDRC>; + status =3D "okay"; }; }; =20 @@ -39,10 +48,6 @@ &refclk { clock-frequency =3D <600000000>; }; =20 -&mmuart0 { - status =3D "okay"; -}; - &mmuart1 { status =3D "okay"; }; @@ -55,6 +60,10 @@ &mmuart3 { status =3D "okay"; }; =20 +&mmuart4 { + status =3D "okay"; +}; + &mmc { status =3D "okay"; =20 diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv= /boot/dts/microchip/microchip-mpfs.dtsi index 62bd00092bcc..5e7aaaf42cde 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi @@ -174,15 +174,6 @@ clint: clint@2000000 { <&cpu4_intc 3>, <&cpu4_intc 7>; }; =20 - dma@3000000 { - compatible =3D "sifive,fu540-c000-pdma"; - reg =3D <0x0 0x3000000 0x0 0x8000>; - interrupt-parent =3D <&plic>; - interrupts =3D <23>, <24>, <25>, <26>, <27>, <28>, <29>, - <30>; - #dma-cells =3D <1>; - }; - plic: interrupt-controller@c000000 { compatible =3D "sifive,fu540-c000-plic", "sifive,plic-1.0.0"; reg =3D <0x0 0xc000000 0x0 0x4000000>; @@ -213,7 +204,7 @@ mmuart0: serial@20000000 { interrupts =3D <90>; current-speed =3D <115200>; clocks =3D <&clkcfg CLK_MMUART0>; - status =3D "disabled"; + status =3D "disabled"; /* Reserved for the HSS */ }; =20 mmuart1: serial@20100000 { @@ -252,6 +243,18 @@ mmuart3: serial@20104000 { status =3D "disabled"; }; =20 + mmuart4: serial@20106000 { + compatible =3D "ns16550a"; + reg =3D <0x0 0x20106000 0x0 0x400>; + reg-io-width =3D <4>; + reg-shift =3D <2>; + interrupt-parent =3D <&plic>; + interrupts =3D <94>; + clocks =3D <&clkcfg CLK_MMUART4>; + current-speed =3D <115200>; + status =3D "disabled"; + }; + /* Common node entry for emmc/sd */ mmc: mmc@20008000 { compatible =3D "microchip,mpfs-sd4hc", "cdns,sd4hc"; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D0C0DC4332F for ; Mon, 17 Jan 2022 11:07:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236406AbiAQLHx (ORCPT ); Mon, 17 Jan 2022 06:07:53 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:32585 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236284AbiAQLHc (ORCPT ); Mon, 17 Jan 2022 06:07:32 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417652; x=1673953652; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=p1G5ee3pgdFMKnb+mhUnYp/50B+T1lJZaLnKUgb4ozY=; b=zDbAEjHD4bljbWCrR/5OTKDhVq1DyysRtlDbfNG7Xa8R53ZAFc9pQ4Me PfLTj73C18exDptioASb/nhyW3U6F3dQ3KMtIN+m9d21VQMAADGIQoBo+ bLTZ86o8vvmPBRFhaQ0Q5mT9GgAJ6NT35R1olI1EnEaOCwhxkUrHZKbkd 6KinTlo0tY1+rz/H+1y0K3fRsWn4AShylzsZmMxNXjxsVQs7d6f54AhCN gLJoIAym1zgAjYpkYvg0HR/D/KCqS7qbC3Sp25w5WZ7IngD2guzxBKSra P4XX+1z1WozVigYQYSP1TApGPD9GgKkN7pKEQEmS25TgYepk6qgD5kC9T Q==; IronPort-SDR: DyC4fjfnkpNlHJ6tXXb/TKpJQsYTPqJlZYsLDrA1Ty1bsEJZ5SNOWDA97QG5PkaWMYVuzudDt5 kzkbSHivNJdUM3BOU9Sdo9F4jDy4QQJg3YTPDbvFqr8xnVlJf83MQb3oBELJd+GyfcauWJATeB kc0OPrcDDV0Subr5yaHqFuK5fPdPwlKdNdagN7e8nPh6W8Hoi+K/n5sjbYnKHu+S9o4Yr7V0ML a5pbB1ch6T1mmM2G/mZompOctHeecmamAnPtyDTvcI6T3tLj1ULbdjWOf3fK1+FbDrGIrbzUee 2VgV6o5q8TtAz9TwxYzyvJzf X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="82713606" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:07:30 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:07:20 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:07:14 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 13/14] riscv: dts: microchip: add new peripherals to icicle kit device tree Date: Mon, 17 Jan 2022 11:07:54 +0000 Message-ID: <20220117110755.3433142-14-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Add new peripherals to the MPFS, and enable them in the Icicle kit device tree: 2x SPI, QSPI, 3x GPIO, 2x I2C, Real Time Counter, PCIE controller, USB host & system controller. Signed-off-by: Conor Dooley --- .../microchip/microchip-mpfs-icicle-kit.dts | 53 ++++++ .../boot/dts/microchip/microchip-mpfs.dtsi | 168 ++++++++++++++++++ 2 files changed, 221 insertions(+) diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts b/= arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts index dc5f351b10c4..cd2fe80fa81a 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts @@ -80,6 +80,26 @@ &mmc { sd-uhs-sdr104; }; =20 +&spi0 { + status =3D "okay"; +}; + +&spi1 { + status =3D "okay"; +}; + +&qspi { + status =3D "okay"; +}; + +&i2c0 { + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; +}; + &i2c2 { status =3D "okay"; }; @@ -103,6 +123,39 @@ phy0: ethernet-phy@8 { }; }; =20 +&gpio2 { + interrupts =3D <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>, + <53>, <53>, <53>, <53>; + status =3D "okay"; +}; + +&rtc { + status =3D "okay"; +}; + +&usb { + status =3D "okay"; + dr_mode =3D "host"; +}; + +&mbox { + status =3D "okay"; +}; + +&syscontroller { + status =3D "okay"; +}; + +&pcie { + status =3D "okay"; +}; + &core_pwm0 { status =3D "okay"; }; diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv= /boot/dts/microchip/microchip-mpfs.dtsi index 5e7aaaf42cde..a3ed06ab6392 100644 --- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi @@ -266,6 +266,66 @@ mmc: mmc@20008000 { status =3D "disabled"; }; =20 + spi0: spi@20108000 { + compatible =3D "microchip,mpfs-spi"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0x20108000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupts =3D <54>; + clocks =3D <&clkcfg CLK_SPI0>; + spi-max-frequency =3D <25000000>; + status =3D "disabled"; + }; + + spi1: spi@20109000 { + compatible =3D "microchip,mpfs-spi"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0x20109000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupts =3D <55>; + clocks =3D <&clkcfg CLK_SPI1>; + spi-max-frequency =3D <25000000>; + status =3D "disabled"; + }; + + qspi: spi@21000000 { + compatible =3D "microchip,mpfs-qspi"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x0 0x21000000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupts =3D <85>; + clocks =3D <&clkcfg CLK_QSPI>; + spi-max-frequency =3D <25000000>; + status =3D "disabled"; + }; + + i2c0: i2c@2010a000 { + compatible =3D "microchip,mpfs-i2c"; + reg =3D <0x0 0x2010a000 0x0 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupt-parent =3D <&plic>; + interrupts =3D <58>; + clocks =3D <&clkcfg CLK_I2C0>; + clock-frequency =3D <100000>; + status =3D "disabled"; + }; + + i2c1: i2c@2010b000 { + compatible =3D "microchip,mpfs-i2c"; + reg =3D <0x0 0x2010b000 0x0 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + interrupt-parent =3D <&plic>; + interrupts =3D <61>; + clocks =3D <&clkcfg CLK_I2C1>; + clock-frequency =3D <100000>; + status =3D "disabled"; + }; + mac0: ethernet@20110000 { compatible =3D "cdns,macb"; reg =3D <0x0 0x20110000 0x0 0x2000>; @@ -291,5 +351,113 @@ mac1: ethernet@20112000 { clock-names =3D "pclk", "hclk"; status =3D "disabled"; }; + + gpio0: gpio@20120000 { + compatible =3D "microchip,mpfs-gpio"; + reg =3D <0x0 0x20120000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupt-controller; + #interrupt-cells =3D <1>; + clocks =3D <&clkcfg CLK_GPIO0>; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; + + gpio1: gpio@20121000 { + compatible =3D "microchip,mpfs-gpio"; + reg =3D <000 0x20121000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupt-controller; + #interrupt-cells =3D <1>; + clocks =3D <&clkcfg CLK_GPIO1>; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; + + gpio2: gpio@20122000 { + compatible =3D "microchip,mpfs-gpio"; + reg =3D <0x0 0x20122000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupt-controller; + #interrupt-cells =3D <1>; + clocks =3D <&clkcfg CLK_GPIO2>; + gpio-controller; + #gpio-cells =3D <2>; + status =3D "disabled"; + }; + + rtc: rtc@20124000 { + compatible =3D "microchip,mpfs-rtc"; + reg =3D <0x0 0x20124000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupts =3D <80>, <81>; + clocks =3D <&clkcfg CLK_RTC>; + clock-names =3D "rtc"; + status =3D "disabled"; + }; + + usb: usb@20201000 { + compatible =3D "microchip,mpfs-musb"; + reg =3D <0x0 0x20201000 0x0 0x1000>; + interrupt-parent =3D <&plic>; + interrupts =3D <86>, <87>; + clocks =3D <&clkcfg CLK_USB>; + interrupt-names =3D "dma","mc"; + status =3D "disabled"; + }; + + pcie: pcie@2000000000 { + compatible =3D "microchip,pcie-host-1.0"; + #address-cells =3D <0x3>; + #interrupt-cells =3D <0x1>; + #size-cells =3D <0x2>; + device_type =3D "pci"; + reg =3D <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>; + reg-names =3D "cfg", "apb"; + bus-range =3D <0x0 0x7f>; + interrupt-parent =3D <&plic>; + interrupts =3D <119>; + interrupt-map =3D <0 0 0 1 &pcie_intc 0>, + <0 0 0 2 &pcie_intc 1>, + <0 0 0 3 &pcie_intc 2>, + <0 0 0 4 &pcie_intc 3>; + interrupt-map-mask =3D <0 0 0 7>; + clocks =3D <&clkcfg CLK_FIC0>, <&clkcfg CLK_FIC1>, <&clkcfg CLK_FIC3>; + clock-names =3D "fic0", "fic1", "fic3"; + ranges =3D <0x3000000 0x0 0x8000000 0x20 0x8000000 0x0 0x80000000>; + msi-parent =3D <&pcie>; + msi-controller; + microchip,axi-m-atr0 =3D <0x10 0x0>; + status =3D "disabled"; + pcie_intc: legacy-interrupt-controller { + #address-cells =3D <0>; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + mbox: mailbox@37020000 { + compatible =3D "microchip,mpfs-mailbox"; + reg =3D <0x0 0x37020000 0x0 0x1000>, <0x0 0x2000318C 0x0 0x40>; + interrupt-parent =3D <&plic>; + interrupts =3D <96>; + #mbox-cells =3D <1>; + status =3D "disabled"; + }; + + syscontroller: syscontroller { + compatible =3D "microchip,mpfs-sys-controller"; + mboxes =3D <&mbox 0>; + + rng: rng { + compatible =3D "microchip,mpfs-rng"; + }; + + sysserv: sysserv { + compatible =3D "microchip,mpfs-generic-service"; + }; + }; }; }; --=20 2.32.0 From nobody Tue Jun 30 13:03:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0B06AC433EF for ; Mon, 17 Jan 2022 11:08:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239054AbiAQLH7 (ORCPT ); Mon, 17 Jan 2022 06:07:59 -0500 Received: from esa.microchip.iphmx.com ([68.232.154.123]:32607 "EHLO esa.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239042AbiAQLHg (ORCPT ); Mon, 17 Jan 2022 06:07:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1642417656; x=1673953656; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=raOPInPiNpoFYNkwMgusjdwrbKTRJG+aT7u9K7/NxHA=; b=PrRtaNyvB1l0h/lcVCJvnrTlfQojEUEG3/3WVP13yiUkZYua6HKlMj3G 5k9j746k6ArNA/hpHO56z8POyiqL4qCLYqbILpxDl3qGTd+3qp2I2s8X4 UEgZpgrmGqljag7zPqt8qcgM9rEQL2dX2YJzcO1C7mFsK66lMSkU9oCty dtwz4eNWIcZSWNultub+amsX/ioOCe1cMYhVRY3IflYrcEy+9YR0gOLz3 trSIFZqeXijWZMF3LWG5eV7Pw6XrJGTioT5sAL0Ho5j9gE89v889+qNGw I3nfrQGSmi3vtBbG2iJ1BvnvFZsKAVB/uBNqbR4tAyPgwQN7n1Ne0O7EI Q==; IronPort-SDR: clx4kXulV/hl1fhZNSCkkRx6Q3CJkydF81k9mB8VgXBu8o/nVioQd0YPDB3T2liYtjdGP4jkgD NrsNtGRkZqGof2/nNmZfVkVoO8cJWE7nZZLi1iNMhuhQJscRA2E+OkcQHpFIaD27XQcEqJR+6R j8VUn5LJPybwtBqKGXFWmIhHCn/SwlN5cMKskRwhh5iVk/9wX/x582Mwo0IEzvuErdIDP+nN2g RgAhA9hDH/TivmO0dZvkP6xqdVaSb06gve7v7tV/TQCkWA9sA7m0Nxddyu5si7u5vJwYNgPvLK aTJtEiED40TZ84qJ/CInHeYb X-IronPort-AV: E=Sophos;i="5.88,295,1635231600"; d="scan'208";a="82713616" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Jan 2022 04:07:35 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Mon, 17 Jan 2022 04:07:28 -0700 Received: from wendy.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Mon, 17 Jan 2022 04:07:23 -0700 From: To: , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , Subject: [PATCH v4 14/14] MAINTAINERS: update riscv/microchip entry Date: Mon, 17 Jan 2022 11:07:55 +0000 Message-ID: <20220117110755.3433142-15-conor.dooley@microchip.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220117110755.3433142-1-conor.dooley@microchip.com> References: <20220117110755.3433142-1-conor.dooley@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" From: Conor Dooley Update the RISC-V/Microchip entry by adding the microchip dts directory and myself as maintainer Reviewed-by: Lewis Hanly Signed-off-by: Conor Dooley --- MAINTAINERS | 2 ++ 1 file changed, 2 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 7a2345ce8521..3b1d6be7bd56 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -16348,8 +16348,10 @@ K: riscv =20 RISC-V/MICROCHIP POLARFIRE SOC SUPPORT M: Lewis Hanly +M: Conor Dooley L: linux-riscv@lists.infradead.org S: Supported +F: arch/riscv/boot/dts/microchip/ F: drivers/mailbox/mailbox-mpfs.c F: drivers/soc/microchip/ F: include/soc/microchip/mpfs.h --=20 2.32.0