From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 54E19C433F5 for ; Tue, 11 Jan 2022 20:15:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243263AbiAKUP0 (ORCPT ); Tue, 11 Jan 2022 15:15:26 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:37736 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242476AbiAKUPU (ORCPT ); Tue, 11 Jan 2022 15:15:20 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id B35E040047 for ; Tue, 11 Jan 2022 20:15:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932118; bh=d5pGhmqJ0JRQXzooQo2hGyeaXgPlX3UQHjrncRGcciU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=QHinbmk/hEe8kxmSqWnKfU9mpCK0LcV8zcVMzPd8qs5AnDp2Tcl37Qf9BLAFPPyx7 RtGr8UeyeLIB0zqpMdvf6UgKSshBrTUIBF2R7Le6V7NasTT0AlWpVBW0GDcHs1vUnc +zVdVDrKbSSiaXZMKb43tzQHYbbgj708RpBnIEqQTaKKuL6cF6NGkEgGkevmpIBlh/ yeMSOqUiWSCzhMMgUh2mKtw//XlHIbE7+beYeTK8ynkdSLDoAwXdMQBB6H/bZ0KPBd uAiX2KY07vwNovuMqmi7YRC94BckYXq0XrguKl5BLfHY/c6VJvAnC2vr0PMKDQgyr+ 6HGCHn5BRiThg== Received: by mail-ed1-f72.google.com with SMTP id c8-20020a05640227c800b003fdc1684cdeso179839ede.12 for ; Tue, 11 Jan 2022 12:15:18 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=d5pGhmqJ0JRQXzooQo2hGyeaXgPlX3UQHjrncRGcciU=; b=F3Wq1I6ZkhAjQQx7bdQKS3TwbtTp/+LWiU+uAA6+LG9RSWxZM1QiXdDWFt62VXh81e DjbYhRaiwn2bW6+UN2eQGCYky01yiHogDWIDRN9hEHsev9dVDfViCqPTxC3dIt7+dyc3 sI5mkOeLPDBatsc0GYQjfBPbZ2nv1MCvlrxgAwGIXflvn7cH7i2sGHYCh1S64gBjjKOk N54XSxaBQAX9sx3JfqkcpIPmhI9vLCm+/Y+rRUFfN0O9pqopWoDET2nH9PjGefBkzaFr nxlL+NhCD4Lu/xVKnFJn6xQYCGTd6jCaRpcaE01F/CGhtNeZSQio5tM7R06V1iVbgQut w43g== X-Gm-Message-State: AOAM532lJ0fUYGQOPN4J/HaPW3G4Gd/FqDA7kWngHOL+tRS96XQexhx8 MS8mXSF7UkOYAPVbeE+Eh1m7uVzitsb50GtYiwBSjO1ehBxFL2yQrRhUCdDzz6gBBM7LXLxmrsB qAgPc4Q6NbEMfO7M/7nIVu7gjTJlDiFxP+ZqR+43a8Q== X-Received: by 2002:a17:907:ea2:: with SMTP id ho34mr4926911ejc.168.1641932117433; Tue, 11 Jan 2022 12:15:17 -0800 (PST) X-Google-Smtp-Source: ABdhPJyVXIzemSiT3Glycmt0qLBDrfwwgWfKCYqgbL01msK36gJb1e8KFMLVuCJzheYC99dB0RaOlw== X-Received: by 2002:a17:907:ea2:: with SMTP id ho34mr4926894ejc.168.1641932117257; Tue, 11 Jan 2022 12:15:17 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id f23sm3852212ejj.128.2022.01.11.12.15.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:15:16 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar , stable@vger.kernel.org Subject: [PATCH v2 01/28] pinctrl: samsung: drop pin banks references on error paths Date: Tue, 11 Jan 2022 21:13:59 +0100 Message-Id: <20220111201426.326777-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The driver iterates over its devicetree children with for_each_child_of_node() and stores for later found node pointer. This has to be put in error paths to avoid leak during re-probing. Fixes: ab663789d697 ("pinctrl: samsung: Match pin banks with their device n= odes") Cc: Signed-off-by: Krzysztof Kozlowski Reviewed-by: Chanho Park Reviewed-by: Sam Protsenko --- drivers/pinctrl/samsung/pinctrl-samsung.c | 30 +++++++++++++++++------ 1 file changed, 23 insertions(+), 7 deletions(-) diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/sa= msung/pinctrl-samsung.c index 8941f658e7f1..b19ebc43d886 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1002,6 +1002,16 @@ samsung_pinctrl_get_soc_data_for_of_alias(struct pla= tform_device *pdev) return &(of_data->ctrl[id]); } =20 +static void samsung_banks_of_node_put(struct samsung_pinctrl_drv_data *d) +{ + struct samsung_pin_bank *bank; + unsigned int i; + + bank =3D d->pin_banks; + for (i =3D 0; i < d->nr_banks; ++i, ++bank) + of_node_put(bank->of_node); +} + /* retrieve the soc specific data */ static const struct samsung_pin_ctrl * samsung_pinctrl_get_soc_data(struct samsung_pinctrl_drv_data *d, @@ -1116,19 +1126,19 @@ static int samsung_pinctrl_probe(struct platform_de= vice *pdev) if (ctrl->retention_data) { drvdata->retention_ctrl =3D ctrl->retention_data->init(drvdata, ctrl->retention_data); - if (IS_ERR(drvdata->retention_ctrl)) - return PTR_ERR(drvdata->retention_ctrl); + if (IS_ERR(drvdata->retention_ctrl)) { + ret =3D PTR_ERR(drvdata->retention_ctrl); + goto err_put_banks; + } } =20 ret =3D samsung_pinctrl_register(pdev, drvdata); if (ret) - return ret; + goto err_put_banks; =20 ret =3D samsung_gpiolib_register(pdev, drvdata); - if (ret) { - samsung_pinctrl_unregister(pdev, drvdata); - return ret; - } + if (ret) + goto err_unregister; =20 if (ctrl->eint_gpio_init) ctrl->eint_gpio_init(drvdata); @@ -1138,6 +1148,12 @@ static int samsung_pinctrl_probe(struct platform_dev= ice *pdev) platform_set_drvdata(pdev, drvdata); =20 return 0; + +err_unregister: + samsung_pinctrl_unregister(pdev, drvdata); +err_put_banks: + samsung_banks_of_node_put(drvdata); + return ret; } =20 /* --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id A11A8C433EF for ; Tue, 11 Jan 2022 20:15:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243021AbiAKUP2 (ORCPT ); Tue, 11 Jan 2022 15:15:28 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:59746 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243111AbiAKUPZ (ORCPT ); Tue, 11 Jan 2022 15:15:25 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 95CD13F175 for ; Tue, 11 Jan 2022 20:15:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932122; bh=yNEEeI5zCJmr7xVf7gFV3sEIRbcvfS4VZZqxLHMMY6k=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=l5P+3HhlOutfnfiGmChkLNyP9OGNBQ1o30O0S/6DlfYv1s4F9aPpULR1dUlFu5lkW DLdgDVpu+6nk0HMAy6+O3cXCbLCRRg+UOIwC4OnU3Ox6/SEdp+Rs8o7iibHEtMj0C+ P48ay7+qx9kd62vRy3bDqq4J9yiGvAGxg7akWX9J9cT7W8cAkOYoCiPOhc001bNN0t 8y+OphC4+g05ckG9qEE34e1nnhqWNhmqE4Xow4IlNGrNGS2pLa0O7+QFrkbvHsdYZ2 QJdpv59TL2bUdLlkx/3IAMZ97WejKsY4IRMfePD7lI3vx0+pOUJY4T+Xt1zfdRCrgw PxM49DIeTPsSw== Received: by mail-ed1-f72.google.com with SMTP id g11-20020a056402090b00b003f8fd1ac475so215032edz.1 for ; Tue, 11 Jan 2022 12:15:22 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yNEEeI5zCJmr7xVf7gFV3sEIRbcvfS4VZZqxLHMMY6k=; b=xFDYh+pwwXygzcOyqkuiqhHVHF7Rcfqzo585e0+ZVSG4iG6V9IJke5A5iXEcgGqGMF 25i8gEVU9limE+VxBp7qWRA1Be3LX/ltvKUR7lTgoH85tJ0lpTojq+cCyDfWlREibdI1 adLYsJjmYJ1P6p6e1BlyeR2b9JVvmYcm4Lg2TLQiHN7motHGRNlw+oRkSc2kBK4HtPyl kuSRYH7mgRBUik5m/E3T/6EwFoz128O4/DXY6mUgTl275plVT0UDvBgekq9xvS/6BwLb kjXNfF87uHToo5gn6TgxkmOaeEjED1xs9bSBNQ1Z0DwqmD3K8DwF+0vHTqd6ER0LOZid +BHg== X-Gm-Message-State: AOAM530Vh4qNXXYEBuRm4G2+L2doaZ+Tjw7IggT1Zs5SbAB2VW2+Iv3P 6OGnPt99K4szWEXAPB6Gj2/3WUQjzm4SPSAbLsulxCr2pTqkKOtykLmDnrBGhwCTISWseAaymet nPqOcYR1I21qpS9hdodZAMpDrrGM/HiggnD7GcG39+A== X-Received: by 2002:aa7:da50:: with SMTP id w16mr5952130eds.41.1641932118820; Tue, 11 Jan 2022 12:15:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJzKzK3Ptpd9d437ZzvCcxxfRuUl4Nu7v0FlOhHb5BgeOdhnGvZZDtlcZwgwq6CWiep3IXnraA== X-Received: by 2002:aa7:da50:: with SMTP id w16mr5952118eds.41.1641932118626; Tue, 11 Jan 2022 12:15:18 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id f23sm3852212ejj.128.2022.01.11.12.15.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:15:18 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 02/28] pinctrl: samsung: accept GPIO bank nodes with a suffix Date: Tue, 11 Jan 2022 21:14:00 +0100 Message-Id: <20220111201426.326777-3-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Existing dt-bindings expected that each GPIO/pin bank within pin controller has its own node with name matching the bank (e.g. gpa0, gpx2) and "gpio-controller" property. The node name is then used for matching between driver data and DTS. Newly introduced dtschema expects to have nodes ending with "-gpio-bank" suffix, so rewrite bank-devicetree matching to look for old and new style of naming. Signed-off-by: Krzysztof Kozlowski --- drivers/pinctrl/samsung/pinctrl-samsung.c | 57 ++++++++++++++++++----- 1 file changed, 45 insertions(+), 12 deletions(-) diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/sa= msung/pinctrl-samsung.c index b19ebc43d886..b3a5bc473841 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1012,13 +1012,56 @@ static void samsung_banks_of_node_put(struct samsun= g_pinctrl_drv_data *d) of_node_put(bank->of_node); } =20 +/* + * Iterate over all driver pin banks to find one matching the name of node, + * skipping optional "-gpio" node suffix. When found, assign node to the b= ank. + */ +static void samsung_banks_of_node_get(struct device *dev, + struct samsung_pinctrl_drv_data *d, + struct device_node *node) +{ + const char *suffix =3D "-gpio-bank"; + struct samsung_pin_bank *bank; + struct device_node *child; + /* Pin bank names are up to 4 characters */ + char node_name[20]; + unsigned int i; + size_t len; + + bank =3D d->pin_banks; + for (i =3D 0; i < d->nr_banks; ++i, ++bank) { + strscpy(node_name, bank->name, sizeof(node_name)); + len =3D strlcat(node_name, suffix, sizeof(node_name)); + if (len >=3D sizeof(node_name)) { + dev_err(dev, "Too long pin bank name '%s', ignoring\n", + bank->name); + continue; + } + + for_each_child_of_node(node, child) { + if (!of_find_property(child, "gpio-controller", NULL)) + continue; + if (of_node_name_eq(child, node_name)) + break; + else if (of_node_name_eq(child, bank->name)) + break; + } + + if (child) + bank->of_node =3D child; + else + dev_warn(dev, "Missing node for bank %s - invalid DTB\n", + bank->name); + /* child reference dropped in samsung_drop_banks_of_node() */ + } +} + /* retrieve the soc specific data */ static const struct samsung_pin_ctrl * samsung_pinctrl_get_soc_data(struct samsung_pinctrl_drv_data *d, struct platform_device *pdev) { struct device_node *node =3D pdev->dev.of_node; - struct device_node *np; const struct samsung_pin_bank_data *bdata; const struct samsung_pin_ctrl *ctrl; struct samsung_pin_bank *bank; @@ -1082,17 +1125,7 @@ samsung_pinctrl_get_soc_data(struct samsung_pinctrl_= drv_data *d, */ d->virt_base =3D virt_base[0]; =20 - for_each_child_of_node(node, np) { - if (!of_find_property(np, "gpio-controller", NULL)) - continue; - bank =3D d->pin_banks; - for (i =3D 0; i < d->nr_banks; ++i, ++bank) { - if (of_node_name_eq(np, bank->name)) { - bank->of_node =3D np; - break; - } - } - } + samsung_banks_of_node_get(&pdev->dev, d, node); =20 d->pin_base =3D pin_base; pin_base +=3D d->nr_pins; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5A010C433EF for ; Tue, 11 Jan 2022 20:15:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243338AbiAKUPp (ORCPT ); Tue, 11 Jan 2022 15:15:45 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:37776 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242704AbiAKUPV (ORCPT ); Tue, 11 Jan 2022 15:15:21 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 9C94A3F207 for ; Tue, 11 Jan 2022 20:15:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932120; bh=0E8C+Rn44ME6Cw5HlKSiXCVhNrRzFh1mSIEr4Fb5X7A=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=GeQvz0QBQzZUNli3t9c57z12TFJ6gg/DmcH4b2zkQRb0tjcJeX8TupFsq1agtec4X BFj1Vxxm7q1m5+iv7HKaAEnWwnEJ+rtSS4gHeBPWuI1HmIVCSLuF0a869GzZCZpmOo HBBNNTxkV5EScT2uGhtTuuIYggra65JYtPI0gQFCR7cI6rrD2twSb/fHxNFdGVGXYQ PFcQu+V8OjJUUIXET5pwuClUNjpxWf40La9w0DZqW+xJEVyzahE6YELzXTzJLLPu3I /4+zEqgIba+nqx6CUgij0KqaS1NvhZMaTqiHrGW0eq+7Q/BUdDrhqjlBpIqyqBl3cl Kr3FLO02UxfWg== Received: by mail-ed1-f72.google.com with SMTP id c8-20020a05640227c800b003fdc1684cdeso179932ede.12 for ; Tue, 11 Jan 2022 12:15:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0E8C+Rn44ME6Cw5HlKSiXCVhNrRzFh1mSIEr4Fb5X7A=; b=FuB29NeXhIWrm5DnkU4GXdnkV30eisoGNbdWffsGalvSsoluXUmvGr+jwlLCuuErq2 MyvLsURXaGrp71n62BCi0AvRV6CsKnVhuJo5TPZfEa7B2639h3J2OPsF0TUQD3YWLBX4 RRxMhqrC9C4gWpTIVuyZuAhK76h8Kd5XhzuOiAQYmT5WjxEEdMSVXQWRqgxFayjy25iY iIW9kTAj+N9aZEaiA7BwwPI2x8D5SugiishKwtOfsewGYHAx3vJWE9hIUaCTh4d9iKYG nCqXiD2VQ0nzpRmrmT6ri7LvEFFgooWvpPHEYAEnBT3yWrIOd54GVX7VikZkfQYymQCZ b5CA== X-Gm-Message-State: AOAM533nJMJdFbRX5DFG9OveyJk6lExSplc9rSuGfKlJXHLD6t7bHg8D 0ICZGcQZWuoud59z+wVm5PC9O6HqoNNsayVwtZ8GBU+NvoQIBKpPFTfysfRCNwjt/jg3cKXfnY+ 8lndCKe8e2TBb/HFgnJgb9sDxFJOUc2ZdLxfdm1G1Hw== X-Received: by 2002:a05:6402:27d1:: with SMTP id c17mr5816285ede.128.1641932120318; Tue, 11 Jan 2022 12:15:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJyxmKnh6k/r5saDaFnr23ktoJ0Yoax352pKuEdFGzGl6uMI2aNb5xw/3cVDNKUongBZpE21yw== X-Received: by 2002:a05:6402:27d1:: with SMTP id c17mr5816269ede.128.1641932120133; Tue, 11 Jan 2022 12:15:20 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id f23sm3852212ejj.128.2022.01.11.12.15.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:15:19 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar , Alim Akhtar Subject: [PATCH v2 03/28] ARM: dts: exynos: drop unused pinctrl defines in Exynos3250 Date: Tue, 11 Jan 2022 21:14:01 +0100 Message-Id: <20220111201426.326777-4-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The PIN_OUT/PIN_OUT_SET/PIN_CFG defines for pin controller pin configuration are not used. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Alim Akhtar --- arch/arm/boot/dts/exynos3250-pinctrl.dtsi | 25 ----------------------- 1 file changed, 25 deletions(-) diff --git a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi b/arch/arm/boot/dts/= exynos3250-pinctrl.dtsi index dff3c6e3aa1f..a616cb1aca29 100644 --- a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos3250-pinctrl.dtsi @@ -19,31 +19,6 @@ _pin { \ samsung,pin-drv =3D ; \ } =20 -#define PIN_OUT(_pin, _drv) \ - _pin { \ - samsung,pins =3D #_pin; \ - samsung,pin-function =3D ; \ - samsung,pin-pud =3D ; \ - samsung,pin-drv =3D ; \ - } - -#define PIN_OUT_SET(_pin, _val, _drv) \ - _pin { \ - samsung,pins =3D #_pin; \ - samsung,pin-function =3D ; \ - samsung,pin-pud =3D ; \ - samsung,pin-drv =3D ; \ - samsung,pin-val =3D <_val>; \ - } - -#define PIN_CFG(_pin, _sel, _pull, _drv) \ - _pin { \ - samsung,pins =3D #_pin; \ - samsung,pin-function =3D <_sel>; \ - samsung,pin-pud =3D ; \ - samsung,pin-drv =3D ; \ - } - #define PIN_SLP(_pin, _mode, _pull) \ _pin { \ samsung,pins =3D #_pin; \ --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B957FC433EF for ; Tue, 11 Jan 2022 20:15:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344042AbiAKUPm (ORCPT ); Tue, 11 Jan 2022 15:15:42 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:37776 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242906AbiAKUPX (ORCPT ); Tue, 11 Jan 2022 15:15:23 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 8BCAC3F207 for ; Tue, 11 Jan 2022 20:15:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932122; bh=Yb4exiilZ6fWGtkNHAgUE2yCKFhigxo195C0Xf7w5qk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=lA65r8lZygBC2ZZ17Ms2WsbS/E4mZsTi8eogQdJJzbalN27YSgH870bF/OStFruk5 CuEUTvP43K+JCi0qG03fYijb39dbBgOx3Y4ritl9CESr44cp+GJK8wKQtCyDVZrXwi i6bZ9HCHWD/xxEBKayhRaWo8H1EvucRY/UJp4XHOV0NSS1GOLcpJwuLdd9GQDeh4e9 PxXPmXtZa3OnSre1hpA3nyuyNpGfS2LOe+jul5yUf3L2CdaS+FIxIoDyRBPsbMQJrP Uej8ZLmfH2yJiuA3XA1zRXSZK9vZBAF0KCiwOF9/EKgGivFEntLWUjoAQdRjv4+PEZ w9pyJkuc4xfMg== Received: by mail-ed1-f71.google.com with SMTP id g11-20020a056402090b00b003f8fd1ac475so215132edz.1 for ; Tue, 11 Jan 2022 12:15:22 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Yb4exiilZ6fWGtkNHAgUE2yCKFhigxo195C0Xf7w5qk=; b=AFR/L9uV20Z6I9b+B7Ikwym5WuQdmb6I9+L7PGy76UvccIOa2qa6R5ZyI298Jr1r6l 9M3oaU53MPgs/F/RrDso2QJ6/mN6o+81j0XXVVP20EOJIFgAZ8syPSIyjWaZc2/F6KTQ hggGMBu441ltFEVlnJtVL5xy0zXdnzE88F9uwCPi0hzf1tJ+4rQK2nDjzJD4oU0ROgzY RM2mo+2bQjtmxbBMXU60RuJSvrMJIWVgtRTho4owpAQoKcpCGM17FjxVDOOMs/MVYoVH 4AGRYpIxLy+LeRxymZqbOUNVKkaVDQAvM3pJRTezUXXLU6Wp5aRQ17KeghWRenwpaAnd ksMg== X-Gm-Message-State: AOAM531dA4eZO1kLCTFyuteJh5FSCSxm/HS63SQeQgVXRzuVmgfj9I9E SEuPM6tvPpVsgkLUdLppPyKaK8ZknRoRx1bbpBiD22QmE8UkNnjWHA52UGX4omlwYa6Pk0Eom2W pG4FpQJ837yC0djjUyUKdnbO1gfS1wwdieyA1mZ4UTA== X-Received: by 2002:a05:6402:4249:: with SMTP id g9mr3571715edb.321.1641932121426; Tue, 11 Jan 2022 12:15:21 -0800 (PST) X-Google-Smtp-Source: ABdhPJxKM89NfIORT3ha11SDkyVnHYgokbq+oykjhh4MT8WCGODxHOOwQN7VsX2r9dpD4YcqNBYMyw== X-Received: by 2002:a05:6402:4249:: with SMTP id g9mr3571696edb.321.1641932121287; Tue, 11 Jan 2022 12:15:21 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id f23sm3852212ejj.128.2022.01.11.12.15.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:15:20 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 04/28] ARM: dts: exynos: simplify PMIC DVS pin configuration in Odroid XU Date: Tue, 11 Jan 2022 21:14:02 +0100 Message-Id: <20220111201426.326777-5-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The pin configuration for PMIC DVS (pmic-dvs-2 and pmic-dvs-3) are exactly the same, so merge them. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5410-odroidxu.dts | 12 ++---------- 1 file changed, 2 insertions(+), 10 deletions(-) diff --git a/arch/arm/boot/dts/exynos5410-odroidxu.dts b/arch/arm/boot/dts/= exynos5410-odroidxu.dts index 884fef55836c..9f2200dd5b43 100644 --- a/arch/arm/boot/dts/exynos5410-odroidxu.dts +++ b/arch/arm/boot/dts/exynos5410-odroidxu.dts @@ -188,8 +188,7 @@ max77802: pmic@9 { interrupt-parent =3D <&gpx0>; interrupts =3D <4 IRQ_TYPE_NONE>; pinctrl-names =3D "default"; - pinctrl-0 =3D <&max77802_irq>, <&pmic_dvs_1>, <&pmic_dvs_2>, - <&pmic_dvs_3>; + pinctrl-0 =3D <&max77802_irq>, <&pmic_dvs_1>, <&pmic_dvs_2>; wakeup-source; #clock-cells =3D <1>; =20 @@ -563,15 +562,8 @@ sd2_wp: sd2-wp { samsung,pin-drv =3D ; }; =20 - pmic_dvs_3: pmic-dvs-3 { - samsung,pins =3D "gpx0-0"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - pmic_dvs_2: pmic-dvs-2 { - samsung,pins =3D "gpx0-1"; + samsung,pins =3D "gpx0-0", "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 72E2CC433EF for ; Tue, 11 Jan 2022 20:15:52 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345423AbiAKUPs (ORCPT ); Tue, 11 Jan 2022 15:15:48 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:59812 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243305AbiAKUP1 (ORCPT ); Tue, 11 Jan 2022 15:15:27 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id B8D6440ADD for ; Tue, 11 Jan 2022 20:15:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932124; bh=yMRg5bpikDO180MsuJoGQbsc7amvRmcUNEN2QLw9x1s=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=orysjNuryqaE58kl78dbOTnbZREdy4Nzn8HqMfXDqpmgeiBJTIznK+Ko1+RdM4cvF 12UpINmJ7z/S49LIYYs/u+WEpDDGxe/TzHpvlr7/UC1MBbjC49rb8dK1EiC+Kgtcsc hUjvJe71yK+wBxzTAE7IP5vK0w1HOBC49jxAAMYTRlNfQVuuLUlEgsQ0LB41iChegV PSSRVciUngfL6XD1gG+PuDZC1JWbvDdHMVv6KI/4zd7pyAkYo1+NBDbDpLEFjY4plK L+fuIfjwGKsza17qrYc7I5LiR6ebrWC7pXsO6xk6uiDrqLyyhggANMTbJWbEDaelWI sZdUU6PH6rSAw== Received: by mail-ed1-f69.google.com with SMTP id i9-20020a05640242c900b003fe97faab62so187283edc.9 for ; Tue, 11 Jan 2022 12:15:24 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yMRg5bpikDO180MsuJoGQbsc7amvRmcUNEN2QLw9x1s=; b=6OGfxT2op3K6fCgSfXBqB3+jd/4Z9p20MoIBKGSFdhK53qYiQQVz5UkpDnTLGnUWoe aVV7KeuoZbujvfD1Ev3GmKhZXBpDyl//tcZQjrpr+j2nwW+VeujVru9oilgjtSdAWUld /6Rhx9C7cofHM7ZLV/D3Xis6y0Z5avR5WoEDQrn/remRkYmKdL4BfDg/jwC+xCw413hB 1pWNNgDMD5j9puoahjlQ2fcqAXWw/SXBC0KyytLXBIF2LcTjeZlkwrDCuEn26v5kwO90 /q1RfmVxRm89IEXTI++vPmbEMr6n3HI1oMpB3g2OWybi6Eom7coALNQ96TT+ousvSq8G DVLw== X-Gm-Message-State: AOAM5337iqQ0p9F13sQ0X6PbcPYEH81g6BvJ8rtop2mokUJ9muLYKZFZ XAFUXfmZGm/3TDr1HQyhfd02ffVi9XIrwYHMANgWhwqumT8FtUq9m0g9QUHMs1+dk3j7YJcxiUF EyaBg6e5C3ENUszwCdWHeAyln6UlXm+q3jicwM5gtLg== X-Received: by 2002:a17:906:e92:: with SMTP id p18mr4852328ejf.616.1641932122793; Tue, 11 Jan 2022 12:15:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJxy0jhY+ruxR5/A+E+ypB8QX7lhJyLehZkmqyLuFS2EyP4zC5Ct+Xt3e8pj1XNa67xaH8Jh9A== X-Received: by 2002:a17:906:e92:: with SMTP id p18mr4852317ejf.616.1641932122648; Tue, 11 Jan 2022 12:15:22 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id f23sm3852212ejj.128.2022.01.11.12.15.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:15:22 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar , Alim Akhtar Subject: [PATCH v2 05/28] ARM: dts: exynos: override pins by label in Peach Pit Date: Tue, 11 Jan 2022 21:14:03 +0100 Message-Id: <20220111201426.326777-6-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Using node paths to extend or override a device tree node is error prone. If there was a typo error, a new node will be created instead of extending the existing node. This will lead to run-time errors that could be hard to detect. A mistyped label on the other hand, will cause a dtc compile error (during build time). Signed-off-by: Krzysztof Kozlowski Reviewed-by: Alim Akhtar --- arch/arm/boot/dts/exynos5420-peach-pit.dts | 44 +++++++++++----------- 1 file changed, 22 insertions(+), 22 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420-peach-pit.dts b/arch/arm/boot/dts= /exynos5420-peach-pit.dts index e76fb104db19..1ae5528e9ebf 100644 --- a/arch/arm/boot/dts/exynos5420-peach-pit.dts +++ b/arch/arm/boot/dts/exynos5420-peach-pit.dts @@ -868,27 +868,26 @@ pmic_dvs_1: pmic-dvs-1 { }; }; =20 -&pinctrl_1 { - /* Adjust WiFi drive strengths lower for EMI */ - sd1_clk: sd1-clk { - samsung,pin-drv =3D ; - }; +/* pinctrl_1 */ +/* Adjust WiFi drive strengths lower for EMI */ +&sd1_bus1 { + samsung,pin-drv =3D ; +}; =20 - sd1_cmd: sd1-cmd { - samsung,pin-drv =3D ; - }; +&sd1_bus4 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus1: sd1-bus-width1 { - samsung,pin-drv =3D ; - }; +&sd1_bus8 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus4: sd1-bus-width4 { - samsung,pin-drv =3D ; - }; +&sd1_clk { + samsung,pin-drv =3D ; +}; =20 - sd1_bus8: sd1-bus-width8 { - samsung,pin-drv =3D ; - }; +&sd1_cmd { + samsung,pin-drv =3D ; }; =20 &pinctrl_2 { @@ -907,12 +906,13 @@ pmic_dvs_3: pmic-dvs-3 { }; }; =20 -&pinctrl_3 { - /* Drive SPI lines at x2 for better integrity */ - spi2-bus { - samsung,pin-drv =3D ; - }; +/* pinctrl_3*/ +/* Drive SPI lines at x2 for better integrity */ +&spi2_bus { + samsung,pin-drv =3D ; +}; =20 +&pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ ec_spi_cs: ec-spi-cs { samsung,pins =3D "gpb1-2"; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C0AF8C433F5 for ; Tue, 11 Jan 2022 20:15:41 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243615AbiAKUPh (ORCPT ); Tue, 11 Jan 2022 15:15:37 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:37776 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243124AbiAKUPZ (ORCPT ); Tue, 11 Jan 2022 15:15:25 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 2C52B3F175 for ; Tue, 11 Jan 2022 20:15:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932125; bh=zzMyOeYd4lATlu6SXmtUhZks+PFFAFcrD95at+LMCx4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=lurv6+otXM1GB83kequpHEDpLGWoqQqzefoQaobmeVMwa2aFG30Ww84bNz0osYOaQ 6xB03kUumyilzMA9k/6n3SwErvBZva8ZmFtvqUG5VyUarjiDOHX4YNUR6bGU6vXgr2 tcPlcQiBybP6w4y0kbGoGwKXAQ3akqWRNDPAYi/q7YwcjQ7TB6O8pvad4jLsA3N9v6 fjmk+0npSYJqqEthyUAmthefjcMwRQMLz2Z0IZ5nuPyb3aaDR2+5utRgX5qRQiXu9s fYN25ufep+95sFKXgXT4u85eol1O2EoW5tsbrhkwjL6dLyWW10x8kHcZJZT6pL07xQ AN5HS+Xr/hBKw== Received: by mail-ed1-f71.google.com with SMTP id i9-20020a05640242c900b003fe97faab62so187342edc.9 for ; Tue, 11 Jan 2022 12:15:25 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zzMyOeYd4lATlu6SXmtUhZks+PFFAFcrD95at+LMCx4=; b=WQE0Ds/YdUns9wPQkznUpKH5bVcAkLOOb2fRVvqSAaHtGLy0a/5JVZ/tVdnOxMamt7 AZNaiGP3SU5W6zhILHTVfGpcOOi8HUL8Y1k90NoOR3gqyEU0P5YvwnBOJMTGA6hEKRyT FHLVAcphRqjnDojR/iB+k/LwO3GYXcAYoADH7CV1vV8GN9LhMMGoE48AXgSDvpkOWJ6h 0HdhyqisoZKP5/v+X49B6ZPTTZoITzCvM9/aTmTfvBq6dlpT3XXR+GFOo2iKvdNibQXD 7EUDfxowgriVYg9NVQYTBfhiJI2t3H0pHyqeSZdkOC5ODHm0kAADdfSDyJU//eMcxdxe 5EIQ== X-Gm-Message-State: AOAM532FxEJ6VzAZ/beE7/P12g1NpfOJJK1y2huVMeO0a6W6MVe4wYUl MYRdO7HPzCskPjThwycW32MFEL4n/9lRVYhErponE2ucr6Q59y8tfWHTmXi8RIi/d0QMjDRSeMB cIMM2yj14Q9YDcjW0/TpVzKG2qqOi3UItNJylMAxEOQ== X-Received: by 2002:a17:907:6ea8:: with SMTP id sh40mr4902262ejc.585.1641932124327; Tue, 11 Jan 2022 12:15:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJwqjRnzF/+d9jHmNpWhm2DKKgT/66sOUCKGXI9iCOvSb9auVL55voSk4GBjC8XgmId7y2NOUg== X-Received: by 2002:a17:907:6ea8:: with SMTP id sh40mr4902244ejc.585.1641932124123; Tue, 11 Jan 2022 12:15:24 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id f23sm3852212ejj.128.2022.01.11.12.15.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:15:23 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 06/28] ARM: dts: exynos: simplify PMIC DVS pin configuration in Peach Pit Date: Tue, 11 Jan 2022 21:14:04 +0100 Message-Id: <20220111201426.326777-7-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The pin configuration for PMIC DVS (pmic-dvs-2 and pmic-dvs-3) are exactly the same, so merge them. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5420-peach-pit.dts | 11 ++--------- 1 file changed, 2 insertions(+), 9 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420-peach-pit.dts b/arch/arm/boot/dts= /exynos5420-peach-pit.dts index 1ae5528e9ebf..e8819659081a 100644 --- a/arch/arm/boot/dts/exynos5420-peach-pit.dts +++ b/arch/arm/boot/dts/exynos5420-peach-pit.dts @@ -212,7 +212,7 @@ max77802: pmic@9 { interrupts =3D <1 IRQ_TYPE_NONE>; pinctrl-names =3D "default"; pinctrl-0 =3D <&max77802_irq>, <&pmic_selb>, - <&pmic_dvs_1>, <&pmic_dvs_2>, <&pmic_dvs_3>; + <&pmic_dvs_1>, <&pmic_dvs_2>; wakeup-source; reg =3D <0x9>; #clock-cells =3D <1>; @@ -892,14 +892,7 @@ &sd1_cmd { =20 &pinctrl_2 { pmic_dvs_2: pmic-dvs-2 { - samsung,pins =3D "gpj4-2"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - pmic_dvs_3: pmic-dvs-3 { - samsung,pins =3D "gpj4-3"; + samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D87C0C4321E for ; Tue, 11 Jan 2022 20:18:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243305AbiAKUSE (ORCPT ); Tue, 11 Jan 2022 15:18:04 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:37956 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242670AbiAKUSB (ORCPT ); Tue, 11 Jan 2022 15:18:01 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 547F43F207 for ; Tue, 11 Jan 2022 20:18:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932280; bh=f1qMe2q4bQb9vAN5Va2rmaS1xtzTeEdfoCaKBOlA8Q8=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=vsxrW2IIUWyPx2ftWmuVSz9p5cim0iGvf7LBjz/9WTExU7TX2q2BlBd9Ml/ZfGeyX 7WjO8vV166udcbDehFiEG2zABQr76N4lvX82XtFfWoi2bjhMTxTqPd4Tjo1OzY/q1G iNE0zEyrTBUV65XXg4qulASvfy4o79UPhUVKnQmXPjGZdiBzsX+FLuFThLW/V+YA9v 4clEeqMCAgwvalWCxLukWLDf7aXIZ6uGZrK0geyhzItLCsj0SbpKUtaapA4KtF0ghx 2e547Fi1XqscfHNkowWaAqy3KkcPd7J8JfuJgQtXCwhPdSKUoSrJl722SLLMphFXga tFqLEzJsbzOzw== Received: by mail-ed1-f71.google.com with SMTP id v18-20020a056402349200b003f8d3b7ee8dso145728edc.23 for ; Tue, 11 Jan 2022 12:18:00 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=f1qMe2q4bQb9vAN5Va2rmaS1xtzTeEdfoCaKBOlA8Q8=; b=I1qN+SJCFFhIc+/8zomjpx2tulN+cFn3ZAZ/dwcOmL4KMstaB4xTDm5lxGjxys+P8k /A2uSN35/ToNWcKNmbEkwOhuJRyweG3IEZcK2sGCU6hXoco9ZRU+nets3MHNOs6lAGDe 8UByFTXkkeLm33/Q7Qc2YMIpNioth6dpHX4o4mPpQneUR5fPq7wp+IQIs9mipaWfuv5t it6PgMK2m0BP4+FwpbtwpxWRID91a2fl3wCafZoCVgFBuBzVnNJzlp+Mflbg+jAcVyum Gw84srmXmi5qcZeugjE7KRRrpfG7RNFgXXGpFknoOIu6iHXk7EspytyIbpoa9jdzUX9H 5y7w== X-Gm-Message-State: AOAM533AwSCYG3v0D2RkADzgW0nynW7o9bJcD2KMLiqDqfkFTPrYE7Y7 7XeqCojkkvV7v6m2Banjwq2cEqnMbNtCAXLyOWvNEt+jAOzjFpu+1OGQnsZKTqzl6PpIk2ylJau 1aKnOri2NVhaUrIWVqogxQcuIjKrAGn5Cygu7JHrKkw== X-Received: by 2002:aa7:d5c7:: with SMTP id d7mr5790037eds.280.1641932279833; Tue, 11 Jan 2022 12:17:59 -0800 (PST) X-Google-Smtp-Source: ABdhPJw8HfjCHSAc02A1Wovc4axvjEkvATdmIS2ObWKkbyhU8cwK6hwoJNYl/D1QeZ+kuoR7zi9+mw== X-Received: by 2002:aa7:d5c7:: with SMTP id d7mr5790015eds.280.1641932279637; Tue, 11 Jan 2022 12:17:59 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.17.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:17:59 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar , Alim Akhtar Subject: [PATCH v2 07/28] ARM: dts: exynos: override pins by label in Peach Pi Date: Tue, 11 Jan 2022 21:17:01 +0100 Message-Id: <20220111201722.327219-1-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Using node paths to extend or override a device tree node is error prone. If there was a typo error, a new node will be created instead of extending the existing node. This will lead to run-time errors that could be hard to detect. A mistyped label on the other hand, will cause a dtc compile error (during build time). Signed-off-by: Krzysztof Kozlowski Reviewed-by: Alim Akhtar --- arch/arm/boot/dts/exynos5800-peach-pi.dts | 44 +++++++++++------------ 1 file changed, 22 insertions(+), 22 deletions(-) diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/= exynos5800-peach-pi.dts index 77013ee586f8..01f310f387d6 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -850,27 +850,26 @@ pmic_dvs_1: pmic-dvs-1 { }; }; =20 -&pinctrl_1 { - /* Adjust WiFi drive strengths lower for EMI */ - sd1_clk: sd1-clk { - samsung,pin-drv =3D ; - }; +/* pinctrl_1 */ +/* Adjust WiFi drive strengths lower for EMI */ +&sd1_bus1 { + samsung,pin-drv =3D ; +}; =20 - sd1_cmd: sd1-cmd { - samsung,pin-drv =3D ; - }; +&sd1_bus4 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus1: sd1-bus-width1 { - samsung,pin-drv =3D ; - }; +&sd1_bus8 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus4: sd1-bus-width4 { - samsung,pin-drv =3D ; - }; +&sd1_clk { + samsung,pin-drv =3D ; +}; =20 - sd1_bus8: sd1-bus-width8 { - samsung,pin-drv =3D ; - }; +&sd1_cmd { + samsung,pin-drv =3D ; }; =20 &pinctrl_2 { @@ -889,12 +888,13 @@ pmic_dvs_3: pmic-dvs-3 { }; }; =20 -&pinctrl_3 { - /* Drive SPI lines at x2 for better integrity */ - spi2-bus { - samsung,pin-drv =3D ; - }; +/* pinctrl_3*/ +/* Drive SPI lines at x2 for better integrity */ +&spi2_bus { + samsung,pin-drv =3D ; +}; =20 +&pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ ec_spi_cs: ec-spi-cs { samsung,pins =3D "gpb1-2"; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B3DF8C433F5 for ; Tue, 11 Jan 2022 20:18:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243404AbiAKUSH (ORCPT ); Tue, 11 Jan 2022 15:18:07 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:59956 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242763AbiAKUSC (ORCPT ); Tue, 11 Jan 2022 15:18:02 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id D3F9E40703 for ; Tue, 11 Jan 2022 20:18:01 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932281; bh=PGhCGHIzXCQK8AryrRyQ6DVaFN8DyDgbyb7ebCRERqc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=UL+LsHFKIhqPZIRPda3En1SS7vp2RxghH0TO3QNU2laLLF/m8Lt87Hn+vfleccKmH if6pre7GoiDrlYQ4LzbvnmUlnFQrFYztIuxZRmnjalNbqpGbLSF2L3+8juy/Sz3/kh 8dOJWayjg8CDhX20yN5dDbGOACbErURybtzzrN3QixbmUmT51QVAtGL12NPbUxArP8 CTdyVeYkbBXTd9yxfT2+oN426pdww1OlQ4PjcdBfW6RAFtj1x0/NClhFwm7j3AXGN9 zObojllKkX1al6PCrNzgbEKokrMMFAQmUOIsLdAMZb8YK/au+gchVoEwxpieNBQes3 4VuOSMW4hCteQ== Received: by mail-ed1-f69.google.com with SMTP id m16-20020a056402431000b003fb60bbe0e2so215145edc.3 for ; Tue, 11 Jan 2022 12:18:01 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=PGhCGHIzXCQK8AryrRyQ6DVaFN8DyDgbyb7ebCRERqc=; b=7uP42NiMMsMWWvlX74kq2dk68nwFD2pGy9mYM5HP/YMBrpotn4mWP2roPEq+/bvwN4 QvNi1wqnvGn5jJfUjAn9/sxUirWiqPzkAJxNwPGQLvtjmgZ+VXHs9Kp2elD8CpVwJt3X 0vQRhyLr40WE/RtVoZFGg+S8B5CDKvqPXggSCrLqXsPlBJRp4J6mu0QhmWDjNo82yBJ1 h6aBCrqJzIb0AMwXtLXO2ylm2L+NjUqEGWSaWf3LY1Y9tGhJU/dsT5FAeTA7XDw+RPD9 o954eLlbjkMRWqMLOmSqYt4QdsuPf05l4/q9UEjqHBQa9jkscml/1l1k1GSKSuANfWoo V7jw== X-Gm-Message-State: AOAM5316eyyuZ2nOSRFRNI6wvShzrvZyjFQ1ppf8nsc6WhlFoQ4fGISN x5DOqwG4mNZtiYkRmwvpqCJqGndmUpmO5OtAZreQWTL3CDuHQA5NFGqqSR0gKbv6uDqTXWIubHN g42i6MNat1W1k3RgTnSkRJE8jzZpS3xoABkm50ji14g== X-Received: by 2002:a17:907:3d94:: with SMTP id he20mr4852848ejc.339.1641932281209; Tue, 11 Jan 2022 12:18:01 -0800 (PST) X-Google-Smtp-Source: ABdhPJzIdiGqTjRdbhrmv0zfCRs9CSoyD6hQUgu9NLRHIRRugCvqFsamAAB93Nka0c4uArWKniPbzQ== X-Received: by 2002:a17:907:3d94:: with SMTP id he20mr4852831ejc.339.1641932281047; Tue, 11 Jan 2022 12:18:01 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.17.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:00 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar , Alim Akhtar Subject: [PATCH v2 08/28] ARM: dts: exynos: simplify PMIC DVS pin configuration in Peach Pi Date: Tue, 11 Jan 2022 21:17:02 +0100 Message-Id: <20220111201722.327219-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The pin configuration for PMIC DVS (pmic-dvs-2 and pmic-dvs-3) are exactly the same, so merge them. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Alim Akhtar --- arch/arm/boot/dts/exynos5800-peach-pi.dts | 11 ++--------- 1 file changed, 2 insertions(+), 9 deletions(-) diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/= exynos5800-peach-pi.dts index 01f310f387d6..eca805b83816 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -221,7 +221,7 @@ max77802: pmic@9 { interrupts =3D <1 IRQ_TYPE_NONE>; pinctrl-names =3D "default"; pinctrl-0 =3D <&max77802_irq>, <&pmic_selb>, - <&pmic_dvs_1>, <&pmic_dvs_2>, <&pmic_dvs_3>; + <&pmic_dvs_1>, <&pmic_dvs_2>; wakeup-source; reg =3D <0x9>; #clock-cells =3D <1>; @@ -874,14 +874,7 @@ &sd1_cmd { =20 &pinctrl_2 { pmic_dvs_2: pmic-dvs-2 { - samsung,pins =3D "gpj4-2"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - pmic_dvs_3: pmic-dvs-3 { - samsung,pins =3D "gpj4-3"; + samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 370E9C433EF for ; Tue, 11 Jan 2022 20:18:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244339AbiAKUSL (ORCPT ); Tue, 11 Jan 2022 15:18:11 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38038 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242670AbiAKUSF (ORCPT ); Tue, 11 Jan 2022 15:18:05 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 1080B4004E for ; Tue, 11 Jan 2022 20:18:03 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932283; bh=kDoTHutMEAOdfAvEQmMCvsGPLxW8/ktRUinuzsYc7Nc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YFoMjywy5fFzvSJK7JiMLVzglnCKL0MPVP5H0cMer1CmpYVK0tPL5fy8ZK6foeShC gfnQ9RRZDTAk7AqIGd466lDD+zsZZ6Dm2DJo203Fx4u/kV54lUkaOkUwg90mCwQrlb GWGNnDKc+C+2X5ZTxCqLdPhoweQX6FFuPSB09mwNn9diYIMg6PZwFju4kDo8A//gM0 z6P28jAP2ztdyckJcaZraJLaADr/S3yHDGgrtCivm8mPsv83Ps4TnFtnXgtE7TCUJH MbN7fWbBZlqOS9yyArZnjMWuZ4LFca0U739SRheccnq8arHMV3p3mYZCQLtVaVVqGB g9kZyki4BmWyw== Received: by mail-ed1-f72.google.com with SMTP id i9-20020a05640242c900b003fe97faab62so192961edc.9 for ; Tue, 11 Jan 2022 12:18:03 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=kDoTHutMEAOdfAvEQmMCvsGPLxW8/ktRUinuzsYc7Nc=; b=nlmSIi8tbX2Ni+t3AIWRp51fBeo/nuSEFJugQ+ey1lVIRLH4ioF/q+OANRLF9bwiYa 1qucGLt+748WeDYlqTeh+a/vO/KT/dGHHEobBpD5zlb2a14od7r9D0Qvoy4/AJ9hUYIG qrrsl3lkpAPabSqxByAjDAaf304AVDAYvStRpbAHxKR3gpAaSMnTF8EQCAusfDX7Ks+j DK/OVnn05EoawOc9SPG0NyEtBgQyn3+kHC4MFQFUHhPBH27aPOdjXAC5n3nv11mYL+5m t5rpNfHVwR2QIWaHfmM0pjxcUIbckyO5EeNSskrrpx3zZtv/qJy35oZpGk3WJ3xlPT2g WCqg== X-Gm-Message-State: AOAM533/gENG62hu59PVTipMC0uOve5SXxDtMjiay/Pd5kBVpbl3ItiW SqAcTs0srDJTLqLXfhpk0k958k6LN/IG5eKIcsjYjF2xHIreM8Vqhm4fgbS3G64OFoOh0KhyKuY aHfhWzIeldFtzJ6XHyEmcbv7R2BfWjVAjjv4jzS0HCw== X-Received: by 2002:a05:6402:2926:: with SMTP id ee38mr5851992edb.213.1641932282519; Tue, 11 Jan 2022 12:18:02 -0800 (PST) X-Google-Smtp-Source: ABdhPJxsuhLrTEsItilqaRBXNonfCCsK7u7PWJtW46W8/0QM8Ys5Q4lSWFlZbTeB4QhKWwzSlFxGlQ== X-Received: by 2002:a05:6402:2926:: with SMTP id ee38mr5851985edb.213.1641932282391; Tue, 11 Jan 2022 12:18:02 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:01 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 09/28] ARM: dts: s3c64xx: drop unneeded pinctrl wake-up interrupt mapping Date: Tue, 11 Jan 2022 21:17:03 +0100 Message-Id: <20220111201722.327219-3-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Simplify the nodes of S3C64xx pin controller with wake-up interrupts by removing the artificial pinctrl-interrupt-map mapping node and use interrupts-extended. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s3c64xx.dtsi | 16 ++++------------ 1 file changed, 4 insertions(+), 12 deletions(-) diff --git a/arch/arm/boot/dts/s3c64xx.dtsi b/arch/arm/boot/dts/s3c64xx.dtsi index cb11a87dbc42..67a7a66e11d5 100644 --- a/arch/arm/boot/dts/s3c64xx.dtsi +++ b/arch/arm/boot/dts/s3c64xx.dtsi @@ -178,20 +178,12 @@ pinctrl0: pinctrl@7f008000 { interrupt-parent =3D <&vic1>; interrupts =3D <21>; =20 - pctrl_int_map: pinctrl-interrupt-map { - interrupt-map =3D <0 &vic0 0>, - <1 &vic0 1>, - <2 &vic1 0>, - <3 &vic1 1>; - #address-cells =3D <0>; - #size-cells =3D <0>; - #interrupt-cells =3D <1>; - }; - wakeup-interrupt-controller { compatible =3D "samsung,s3c64xx-wakeup-eint"; - interrupts =3D <0>, <1>, <2>, <3>; - interrupt-parent =3D <&pctrl_int_map>; + interrupts-extended =3D <&vic0 0>, + <&vic0 1>, + <&vic1 0>, + <&vic1 1>; }; }; }; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7064AC43217 for ; Tue, 11 Jan 2022 20:18:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243707AbiAKUSK (ORCPT ); Tue, 11 Jan 2022 15:18:10 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60006 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243328AbiAKUSG (ORCPT ); Tue, 11 Jan 2022 15:18:06 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 6F1A0402EB for ; Tue, 11 Jan 2022 20:18:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932284; bh=IBwCliN08elg6JKl6akAuq3F+Vje5x6dFIvtyINLuLg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=c3OZifwNofj1d+YtDklfISU9KyUovHCPEZsXIsiMOcYMYiIRmF0BzV5D1EiH5AoLJ esCGq88PATuf2zpMNK99kc89toB70EZQhkzBR/hi13CkTxtXamOoVJy4+/R4A8nd8I 1EfjmriWgbT/7SIDi3cZwml1qeNmxHoESHayzYzkH9jE8sZPfQqAUJ3UIYbBgk9WsY 781rfZg4fKPA7f1OxG6tZAh5/JSQqcfz9jiR4PJ07Q3XoGpS4iR+rI4RzfVdtPAgUz +Wy3o92dnAL0sXASsYh9SvHGUOjQRirKo1IM8EFtY9t3W7TprtNks+HAQ5zfbBOF7Z uSUrx3UQOWtrA== Received: by mail-ed1-f69.google.com with SMTP id s7-20020a056402520700b003f841380832so208525edd.5 for ; Tue, 11 Jan 2022 12:18:04 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=IBwCliN08elg6JKl6akAuq3F+Vje5x6dFIvtyINLuLg=; b=I5HQxGWkf4JHk5mXB6A6VtLSTxRQOuRtPMt19GLXBx/mN2wGAywYLtQe3YKiPVu0NE fJ1VhVuogyyydmQQtzfb18L7OuG0GaVwKeSNHQC9WlQ+pt55eWmrS8IRJSk51fzoI98J IDmkQkp3pkcaPaNRPJB46oAQPEeY+F662er5FCEd8GwpQzE45JXV1r7b9vKxtoyE/p7T PGYIt8RXsSXUE8IrDHWqv4aLRyeJI22DQDWY7BlVEZgaGeI+T45zg49HiZciN3EoyccL iHdg+GoXUnuke7EnvEqNZhNwTzaJZDn4aawB1/RkBbVJTLaOtJkXMNt8Q9HhJ4YQGKHV tzyw== X-Gm-Message-State: AOAM531inpzF2BI222o6kMNIg9ZJAehdaHqSAhft/mypdhVt8smcWPUV 2Ha9lkqrDTRusNSQaAMtUHwT4/9/G+hiYBe4V73BfJi8DT/b05T1a8WHw+6TvMrm4e+UoYjT14N dyCC1yKJhMTLLHIotkepe8FlwpXMnrETv2Gq/JX/xLQ== X-Received: by 2002:a05:6402:d0a:: with SMTP id eb10mr5923225edb.48.1641932283890; Tue, 11 Jan 2022 12:18:03 -0800 (PST) X-Google-Smtp-Source: ABdhPJyj8M1frKhGYX0KphNV7HarsZ1Ndo5yKwLZOLGCAC5f34WOw+RSWzLdKkky0yFyZ/oHuHqwsQ== X-Received: by 2002:a05:6402:d0a:: with SMTP id eb10mr5923200edb.48.1641932283658; Tue, 11 Jan 2022 12:18:03 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:03 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 10/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos3250 Date: Tue, 11 Jan 2022 21:17:04 +0100 Message-Id: <20220111201722.327219-4-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos3250-artik5.dtsi | 10 +- arch/arm/boot/dts/exynos3250-pinctrl.dtsi | 140 +++++++++++----------- 2 files changed, 75 insertions(+), 75 deletions(-) diff --git a/arch/arm/boot/dts/exynos3250-artik5.dtsi b/arch/arm/boot/dts/e= xynos3250-artik5.dtsi index 829c05b2c405..7b429622a288 100644 --- a/arch/arm/boot/dts/exynos3250-artik5.dtsi +++ b/arch/arm/boot/dts/exynos3250-artik5.dtsi @@ -356,7 +356,7 @@ &mshc_1 { }; =20 &pinctrl_1 { - bten: bten { + bten: bten-pins { samsung,pins =3D"gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -364,7 +364,7 @@ bten: bten { samsung,pin-pud-pdn =3D ; }; =20 - wlanen: wlanen { + wlanen: wlanen-pins { samsung,pins =3D "gpx2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -372,12 +372,12 @@ wlanen: wlanen { samsung,pin-val =3D <1>; }; =20 - s2mps14_irq: s2mps14-irq { + s2mps14_irq: s2mps14-irq-pins { samsung,pins =3D "gpx3-5"; samsung,pin-pud =3D ; }; =20 - bthostwake: bthostwake { + bthostwake: bthostwake-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -385,7 +385,7 @@ bthostwake: bthostwake { samsung,pin-pud-pdn =3D ; }; =20 - btwake: btwake { + btwake: btwake-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi b/arch/arm/boot/dts/= exynos3250-pinctrl.dtsi index a616cb1aca29..cc30d154ec94 100644 --- a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos3250-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 #define PIN_IN(_pin, _pull, _drv) \ - _pin { \ + pin- ## _pin { \ samsung,pins =3D #_pin; \ samsung,pin-function =3D ; \ samsung,pin-pud =3D ; \ @@ -20,14 +20,14 @@ _pin { \ } =20 #define PIN_SLP(_pin, _mode, _pull) \ - _pin { \ + pin- ## _pin { \ samsung,pins =3D #_pin; \ samsung,pin-con-pdn =3D ; \ samsung,pin-pud-pdn =3D ; \ } =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -35,7 +35,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -43,7 +43,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -51,7 +51,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -59,7 +59,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -67,7 +67,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -75,7 +75,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -83,84 +83,84 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -168,7 +168,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -176,63 +176,63 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - mipi0_clk: mipi0-clk { + mipi0_clk: mipi0-clk-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -241,22 +241,22 @@ i2c1_bus: i2c1-bus { }; =20 &pinctrl_1 { - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpe2: gpe2 { + gpe2: gpe2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -264,7 +264,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -272,7 +272,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -280,7 +280,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpl0: gpl0 { + gpl0: gpl0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -288,7 +288,7 @@ gpl0: gpl0 { #interrupt-cells =3D <2>; }; =20 - gpm0: gpm0 { + gpm0: gpm0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -296,7 +296,7 @@ gpm0: gpm0 { #interrupt-cells =3D <2>; }; =20 - gpm1: gpm1 { + gpm1: gpm1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -304,7 +304,7 @@ gpm1: gpm1 { #interrupt-cells =3D <2>; }; =20 - gpm2: gpm2 { + gpm2: gpm2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -312,7 +312,7 @@ gpm2: gpm2 { #interrupt-cells =3D <2>; }; =20 - gpm3: gpm3 { + gpm3: gpm3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -320,7 +320,7 @@ gpm3: gpm3 { #interrupt-cells =3D <2>; }; =20 - gpm4: gpm4 { + gpm4: gpm4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -328,7 +328,7 @@ gpm4: gpm4 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -345,7 +345,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -362,7 +362,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -370,7 +370,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -378,126 +378,126 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rdqs: sd0-rdqs { + sd0_rdqs: sd0-rdqs-pins { samsung,pins =3D "gpk0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpl0-0", "gpl0-1", "gpl0-2", "gpl0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpk1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpk1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpk1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpk1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpk2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpk2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpk2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpk2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpk2-4", "gpk2-5", "gpk2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_io: cam-port-b-io { + cam_port_b_io: cam-port-b-io-pins { samsung,pins =3D "gpm0-0", "gpm0-1", "gpm0-2", "gpm0-3", "gpm0-4", "gpm0-5", "gpm0-6", "gpm0-7", "gpm1-0", "gpm1-1", "gpm2-0", "gpm2-1"; @@ -506,35 +506,35 @@ cam_port_b_io: cam-port-b-io { samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_active: cam-port-b-clk-active { + cam_port_b_clk_active: cam-port-b-clk-active-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_idle: cam-port-b-clk-idle { + cam_port_b_clk_idle: cam-port-b-clk-idle-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c0: fimc-is-i2c0 { + fimc_is_i2c0: fimc-is-i2c0-pins { samsung,pins =3D "gpm4-0", "gpm4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c1: fimc-is-i2c1 { + fimc_is_i2c1: fimc-is-i2c1-pins { samsung,pins =3D "gpm4-2", "gpm4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_uart: fimc-is-uart { + fimc_is_uart: fimc-is-uart-pins { samsung,pins =3D "gpm3-5", "gpm3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 217D5C433EF for ; Tue, 11 Jan 2022 20:18:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345404AbiAKUSO (ORCPT ); Tue, 11 Jan 2022 15:18:14 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60040 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242763AbiAKUSI (ORCPT ); Tue, 11 Jan 2022 15:18:08 -0500 Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 71D564005A for ; Tue, 11 Jan 2022 20:18:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932287; bh=/Ujmj0PRtuAwG4CNFdOUI83O5VMt+iFsu1RsL03powU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=GvuTBXFcNvrQftPCRSkK19OuJoMdHiAKj1klG0ZaRIW92iPtmfF8SNcTw3tSH07qz HETgZOcy09xuFfbYegXcIbcvYGglg686tcZPDveEt3atnvUbiyuI1EgSci4SJzVaXP 7PjIkaMglqnl1IeX4POLN4itIoiwUjJ5RRjHnmk4ZU20HdjcsnN9PAOgJzoVXGRu3R dA+SULMbFsS5Q1QdZ3HHDCXjY0O00NqV5ljjyGaZ2rOkKxsR7MmSCdZ0q0fojy/aqV Vt9TR8ekMgYHTbRCS1SCQUBAwKtx7ADa4/rnu2HXN21hg05SqiiHgrkuKOCQW43G+7 T13dmhVPSiufw== Received: by mail-ed1-f70.google.com with SMTP id v18-20020a056402349200b003f8d3b7ee8dso146039edc.23 for ; Tue, 11 Jan 2022 12:18:07 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=/Ujmj0PRtuAwG4CNFdOUI83O5VMt+iFsu1RsL03powU=; b=uhsm0u8sK1ZZeu7gQVpCPukHD1sRw0uhrfNJiCfKkx7Sk+fGM+m4Z9WjktyIqyV1EG LpbSSpHywGiFJeQb698qDwm0bwoAfCazYkQbcHn/8HTOLg6Zj2d6qV0txR3X5bSNPCOj HGWx1ZwarzRWbUsGwPjM1jYIEr5tOCbArcXkNXH/EWMw/KkCrNcM/A8iq0Ny8Qf+6Gsa M44uM8Qt7x3kUy+2TY7udhd8x+obVG66lQ5QEPFaSbe7lcLDndntnsOFksP2S2XGESkX QKXIo/rvXcd9X3xXxH4YrxMd9XbVZw3eplYkkFXNUA+1ZyJC0+4gIPOPtgmWjq+m/weU IryQ== X-Gm-Message-State: AOAM532KJvnC0Ff16/Ux86KAZDWe/mFz/OQTpm1NZO4IFPzzyy5wX3Jn gT2NytYrhUQmZouRpNXiZ5TzwAJnmEJxy94USl2PyJYQrunURbethOMx44Z6fBhXqEMw+/YPve8 /pnXB/W2nSYsxOVvqoSacSvY/LigK8GSaxx86rAyscg== X-Received: by 2002:a05:6402:1756:: with SMTP id v22mr1288813edx.2.1641932286189; Tue, 11 Jan 2022 12:18:06 -0800 (PST) X-Google-Smtp-Source: ABdhPJx5Pwnv757UtLgOF6tI/V9VpJBDJctOZlKCOgc+X3CTj1mz98t98K6GzjyOe7fW965aMORjlg== X-Received: by 2002:a05:6402:1756:: with SMTP id v22mr1288776edx.2.1641932285765; Tue, 11 Jan 2022 12:18:05 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:04 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 11/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos4210 Date: Tue, 11 Jan 2022 21:17:05 +0100 Message-Id: <20220111201722.327219-5-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos4210-i9100.dts | 30 +-- arch/arm/boot/dts/exynos4210-origen.dts | 2 +- arch/arm/boot/dts/exynos4210-pinctrl.dtsi | 226 +++++++++--------- arch/arm/boot/dts/exynos4210-smdkv310.dts | 4 +- arch/arm/boot/dts/exynos4210-trats.dts | 6 +- .../boot/dts/exynos4210-universal_c210.dts | 12 +- 6 files changed, 140 insertions(+), 140 deletions(-) diff --git a/arch/arm/boot/dts/exynos4210-i9100.dts b/arch/arm/boot/dts/exy= nos4210-i9100.dts index 33894054b8b0..3c0a18b30837 100644 --- a/arch/arm/boot/dts/exynos4210-i9100.dts +++ b/arch/arm/boot/dts/exynos4210-i9100.dts @@ -672,26 +672,26 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep0>; =20 - sleep0: sleep-states { - gpa0-0 { + sleep0: sleep-state { + gpa0-0-pin { samsung,pins =3D "gpa0-0"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; }; =20 - gpa0-1 { + gpa0-1-pin { samsung,pins =3D "gpa0-1"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; }; =20 - gpa0-2 { + gpa0-2-pin { samsung,pins =3D "gpa0-2"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; }; =20 - gpa0-3 { + gpa0-3-pin { samsung,pins =3D "gpa0-3"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; @@ -700,19 +700,19 @@ gpa0-3 { }; =20 &pinctrl_1 { - mhl_int: mhl-int { + mhl_int: mhl-int-pins { samsung,pins =3D "gpf3-5"; samsung,pin-pud =3D ; }; =20 - i2c_mhl_bus: i2c-mhl-bus { + i2c_mhl_bus: i2c-mhl-bus-pins { samsung,pins =3D "gpf0-4", "gpf0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb_sel: usb-sel { + usb_sel: usb-sel-pins { samsung,pins =3D "gpl0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -720,7 +720,7 @@ usb_sel: usb-sel { samsung,pin-val =3D <0>; }; =20 - bt_en: bt-en { + bt_en: bt-en-pins { samsung,pins =3D "gpl0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -728,7 +728,7 @@ bt_en: bt-en { samsung,pin-val =3D <0>; }; =20 - bt_res: bt-res { + bt_res: bt-res-pins { samsung,pins =3D "gpl1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -736,7 +736,7 @@ bt_res: bt-res { samsung,pin-val =3D <0>; }; =20 - otg_gp: otg-gp { + otg_gp: otg-gp-pins { samsung,pins =3D "gpx3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -744,23 +744,23 @@ otg_gp: otg-gp { samsung,pin-val =3D <0>; }; =20 - mag_mhl_gpio: mag-mhl { + mag_mhl_gpio: mag-mhl-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - max8997_irq: max8997-irq { + max8997_irq: max8997-irq-pins { samsung,pins =3D "gpx0-7"; samsung,pin-pud =3D ; }; =20 - max17042_fuel_irq: max17042-fuel-irq { + max17042_fuel_irq: max17042-fuel-irq-pins { samsung,pins =3D "gpx2-3"; samsung,pin-pud =3D ; }; =20 - tsp224_irq: tsp224-irq { + tsp224_irq: tsp224-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4210-origen.dts b/arch/arm/boot/dts/ex= ynos4210-origen.dts index 435fda60e86d..a08ce2f37ea2 100644 --- a/arch/arm/boot/dts/exynos4210-origen.dts +++ b/arch/arm/boot/dts/exynos4210-origen.dts @@ -316,7 +316,7 @@ EN32KHZ_AP { }; =20 &pinctrl_1 { - max8997_irq: max8997-irq { + max8997_irq: max8997-irq-pins { samsung,pins =3D "gpx0-3", "gpx0-4"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4210-pinctrl.dtsi b/arch/arm/boot/dts/= exynos4210-pinctrl.dtsi index 520c5934a8d4..6373009bb727 100644 --- a/arch/arm/boot/dts/exynos4210-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos4210-pinctrl.dtsi @@ -14,7 +14,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -22,7 +22,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -30,7 +30,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -38,7 +38,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -46,7 +46,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -54,7 +54,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -62,7 +62,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -70,7 +70,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -78,7 +78,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -86,7 +86,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpe2: gpe2 { + gpe2: gpe2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -94,7 +94,7 @@ gpe2: gpe2 { #interrupt-cells =3D <2>; }; =20 - gpe3: gpe3 { + gpe3: gpe3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -102,7 +102,7 @@ gpe3: gpe3 { #interrupt-cells =3D <2>; }; =20 - gpe4: gpe4 { + gpe4: gpe4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -110,7 +110,7 @@ gpe4: gpe4 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -118,7 +118,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -126,7 +126,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -134,7 +134,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -142,112 +142,112 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_a: uart-audio-a { + uart_audio_a: uart-audio-a-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_b: uart-audio-b { + uart_audio_b: uart-audio-b-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -255,7 +255,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -263,7 +263,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -271,7 +271,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -279,7 +279,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -287,105 +287,105 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_sync: lcd-sync { + lcd_sync: lcd-sync-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_en: lcd-en { + lcd_en: lcd-en-pins { samsung,pins =3D "gpe3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_clk: lcd-clk { + lcd_clk: lcd-clk-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_data16: lcd-data-width16 { + lcd_data16: lcd-data-width16-pins { samsung,pins =3D "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", "gpf2-7", @@ -395,7 +395,7 @@ lcd_data16: lcd-data-width16 { samsung,pin-drv =3D ; }; =20 - lcd_data18: lcd-data-width18 { + lcd_data18: lcd-data-width18-pins { samsung,pins =3D "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", @@ -406,7 +406,7 @@ lcd_data18: lcd-data-width18 { samsung,pin-drv =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpf0-4", "gpf0-5", "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7", @@ -420,7 +420,7 @@ lcd_data24: lcd-data-width24 { }; =20 &pinctrl_1 { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -428,7 +428,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -436,7 +436,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -444,7 +444,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -452,7 +452,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -460,7 +460,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpk3: gpk3 { + gpk3: gpk3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +468,7 @@ gpk3: gpk3 { #interrupt-cells =3D <2>; }; =20 - gpl0: gpl0 { + gpl0: gpl0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +476,7 @@ gpl0: gpl0 { #interrupt-cells =3D <2>; }; =20 - gpl1: gpl1 { + gpl1: gpl1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +484,7 @@ gpl1: gpl1 { #interrupt-cells =3D <2>; }; =20 - gpl2: gpl2 { + gpl2: gpl2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,42 +492,42 @@ gpl2: gpl2 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -544,7 +544,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -561,7 +561,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -569,7 +569,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -577,238 +577,238 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_clk: sd4-clk { + sd4_clk: sd4-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cmd: sd4-cmd { + sd4_cmd: sd4-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cd: sd4-cd { + sd4_cd: sd4-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus1: sd4-bus-width1 { + sd4_bus1: sd4-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus4: sd4-bus-width4 { + sd4_bus4: sd4-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus8: sd4-bus-width8 { + sd4_bus8: sd4-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpk1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpk1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpk1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpk1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpk2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpk2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpk2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpk2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpk2-3", "gpk2-4", "gpk2-5", "gpk2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpk3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpk3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpk3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpk3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint0: ext-int0 { + eint0: ext-int0-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint8: ext-int8 { + eint8: ext-int8-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint15: ext-int15 { + eint15: ext-int15-pins { samsung,pins =3D "gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint16: ext-int16 { + eint16: ext-int16-pins { samsung,pins =3D "gpx2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint31: ext-int31 { + eint31: ext-int31-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_io: cam-port-a-io { + cam_port_a_io: cam-port-a-io-pins { samsung,pins =3D "gpj0-0", "gpj0-1", "gpj0-2", "gpj0-3", "gpj0-4", "gpj0-5", "gpj0-6", "gpj0-7", "gpj1-0", "gpj1-1", "gpj1-2", "gpj1-4"; @@ -817,21 +817,21 @@ cam_port_a_io: cam-port-a-io { samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_active: cam-port-a-clk-active { + cam_port_a_clk_active: cam-port-a-clk-active-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_idle: cam-port-a-clk-idle { + cam_port_a_clk_idle: cam-port-a-clk-idle-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -840,12 +840,12 @@ hdmi_cec: hdmi-cec { }; =20 &pinctrl_2 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; @@ -853,7 +853,7 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos4210-smdkv310.dts b/arch/arm/boot/dts/= exynos4210-smdkv310.dts index d5797a67bf48..a5dfd7fd49b3 100644 --- a/arch/arm/boot/dts/exynos4210-smdkv310.dts +++ b/arch/arm/boot/dts/exynos4210-smdkv310.dts @@ -152,14 +152,14 @@ key-e { }; =20 &pinctrl_1 { - keypad_rows: keypad-rows { + keypad_rows: keypad-rows-pins { samsung,pins =3D "gpx2-0", "gpx2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_cols: keypad-cols { + keypad_cols: keypad-cols-pins { samsung,pins =3D "gpx1-0", "gpx1-1", "gpx1-2", "gpx1-3", "gpx1-4", "gpx1-5", "gpx1-6", "gpx1-7"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos4210-trats.dts b/arch/arm/boot/dts/exy= nos4210-trats.dts index 9c4ff7521348..01f44d95f671 100644 --- a/arch/arm/boot/dts/exynos4210-trats.dts +++ b/arch/arm/boot/dts/exynos4210-trats.dts @@ -464,19 +464,19 @@ EN32KHZ_CP { }; =20 &pinctrl_1 { - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpl1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4210-universal_c210.dts b/arch/arm/boo= t/dts/exynos4210-universal_c210.dts index 9f93e7464aed..170d54a0bb5c 100644 --- a/arch/arm/boot/dts/exynos4210-universal_c210.dts +++ b/arch/arm/boot/dts/exynos4210-universal_c210.dts @@ -533,37 +533,37 @@ &ohci { }; =20 &pinctrl_1 { - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpe1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - lp3974_irq: lp3974-irq { + lp3974_irq: lp3974-irq-pins { samsung,pins =3D "gpx0-7", "gpx2-7"; samsung,pin-pud =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; }; =20 &pinctrl_0 { - i2c_ddc_bus: i2c-ddc-bus { + i2c_ddc_bus: i2c-ddc-bus-pins { samsung,pins =3D "gpe4-2", "gpe4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5B9E6C433EF for ; Tue, 11 Jan 2022 20:18:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345855AbiAKUSW (ORCPT ); Tue, 11 Jan 2022 15:18:22 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38134 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243785AbiAKUSK (ORCPT ); Tue, 11 Jan 2022 15:18:10 -0500 Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id DA0A14004B for ; Tue, 11 Jan 2022 20:18:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932288; bh=+G0od4GU2dk1nsbNVodGYJ7SfD0F6EZnVB5ah+E/Oxg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=DNyOzoMGc/KdlGtzsggk+xHPmhSDy7Pf6xAoCbatPTMcu1m5pKwFEnij9RTfsrBoe 6fatqCrRCR4KMoQZwunNqHgBw4VB+iOs1+BAcHoWxT/7pLzefsfd/u5ReaAEptqYy3 DKmoqh8m1TxqPSfj/05Gnm/5o4FykKn4ThfQt6YbQPLOJxbjRwPALJjv/XuYCqO9U0 q3aFOewhlzflbTOpqdxgpra78HyG0wroPJqnY2sw/627ETxOXdgY3dY4xw6+PTbZ3C WgL0zP4vkx8nbeu9fJwge3/E9ay70xN+qHdS3Vux8tU7YpAdaluSa/7JeGYXtJJRve 9x374lbR3U07g== Received: by mail-ed1-f70.google.com with SMTP id i9-20020a05640242c900b003fe97faab62so193188edc.9 for ; Tue, 11 Jan 2022 12:18:08 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+G0od4GU2dk1nsbNVodGYJ7SfD0F6EZnVB5ah+E/Oxg=; b=BvoPhHxFIsM8Q01ZaXZlfVmzEuawp2v4smIcgw9H94uE2mWj/0ftDxn3afjLjY7Ogi sk8tm7/bXLeYy/z2q6vuI+N3yaiUaBscMQOFH4Hgzud3Ev5nNWNHCxxhiwHcV+SIrgcV pqKrRklE2YpFJVWenB7oaLtEgQtD7YfYYuLxJvjjoeq3ErpgHucvaQhu8jqJoNVfOmvz OJ6Hj6n1k5272EYxmPVI0NVGY1AThaam/FvMZxn+6qZ/hMQcIWdEX65JxK5EUbefyk0z 67iV/qGlB0Ha9tYc8lBFBfF88S/1pMlwwkSJhgZV3jAhw5YOqTKJ2fjbRhkVhxFAYb9o BT6w== X-Gm-Message-State: AOAM5327zd1j3smCBOxcLvfLUcD0B+uLO7NnHaJDNCytEqyR1pR0eEzj 0R5PU0LaoHd7Ke0G2e2WcVYG3x0blPD3hFO5jsO+hTfHe+hldblSF1y9mh5BFu/wRllcMraglo/ fM06vL/TquRfL6OVHsEA7T9KvlwScnwXaUxhZ+qGNFA== X-Received: by 2002:aa7:cd99:: with SMTP id x25mr5985608edv.249.1641932287521; Tue, 11 Jan 2022 12:18:07 -0800 (PST) X-Google-Smtp-Source: ABdhPJz63SqznGBLX/ZqkSuSDvQpzmOOJTrDYSaOshYvCofeIfZDUdAZuvJBC5h7pbqreWduGGLWEQ== X-Received: by 2002:aa7:cd99:: with SMTP id x25mr5985565edv.249.1641932287068; Tue, 11 Jan 2022 12:18:07 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:06 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 12/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos4412 Date: Tue, 11 Jan 2022 21:17:06 +0100 Message-Id: <20220111201722.327219-6-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi | 4 +- arch/arm/boot/dts/exynos4412-itop-elite.dts | 2 +- .../boot/dts/exynos4412-itop-scp-core.dtsi | 2 +- arch/arm/boot/dts/exynos4412-midas.dtsi | 30 +-- .../boot/dts/exynos4412-odroid-common.dtsi | 8 +- arch/arm/boot/dts/exynos4412-odroidx.dts | 2 +- arch/arm/boot/dts/exynos4412-origen.dts | 4 +- arch/arm/boot/dts/exynos4412-p4note.dtsi | 44 +-- arch/arm/boot/dts/exynos4412-pinctrl.dtsi | 252 +++++++++--------- arch/arm/boot/dts/exynos4412-smdk4412.dts | 4 +- 10 files changed, 176 insertions(+), 176 deletions(-) diff --git a/arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi b/arch/arm/boot/dt= s/exynos4412-galaxy-s3.dtsi index c14e37dc3a9b..03dffc690b79 100644 --- a/arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi +++ b/arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi @@ -151,13 +151,13 @@ &ldo25_reg { }; =20 &pinctrl_0 { - camera_flash_host: camera-flash-host { + camera_flash_host: camera-flash-host-pins { samsung,pins =3D "gpj1-0"; samsung,pin-function =3D ; samsung,pin-val =3D <0>; }; =20 - camera_flash_isp: camera-flash-isp { + camera_flash_isp: camera-flash-isp-pins { samsung,pins =3D "gpj1-0"; samsung,pin-function =3D ; samsung,pin-val =3D <1>; diff --git a/arch/arm/boot/dts/exynos4412-itop-elite.dts b/arch/arm/boot/dt= s/exynos4412-itop-elite.dts index 47431307cb3c..a9406280b979 100644 --- a/arch/arm/boot/dts/exynos4412-itop-elite.dts +++ b/arch/arm/boot/dts/exynos4412-itop-elite.dts @@ -192,7 +192,7 @@ &i2s0 { }; =20 &pinctrl_1 { - ether-reset { + ether-reset-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4412-itop-scp-core.dtsi b/arch/arm/boo= t/dts/exynos4412-itop-scp-core.dtsi index b3726d4d7d93..a67cb61e3cbb 100644 --- a/arch/arm/boot/dts/exynos4412-itop-scp-core.dtsi +++ b/arch/arm/boot/dts/exynos4412-itop-scp-core.dtsi @@ -484,7 +484,7 @@ &mshc_0 { }; =20 &pinctrl_1 { - hsic_reset: hsic-reset { + hsic_reset: hsic-reset-pins { samsung,pins =3D "gpm2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4412-midas.dtsi b/arch/arm/boot/dts/ex= ynos4412-midas.dtsi index 968c7943653e..23f50c9be527 100644 --- a/arch/arm/boot/dts/exynos4412-midas.dtsi +++ b/arch/arm/boot/dts/exynos4412-midas.dtsi @@ -987,19 +987,19 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep0>; =20 - mhl_int: mhl-int { + mhl_int: mhl-int-pins { samsung,pins =3D "gpf3-5"; samsung,pin-pud =3D ; }; =20 - i2c_mhl_bus: i2c-mhl-bus { + i2c_mhl_bus: i2c-mhl-bus-pins { samsung,pins =3D "gpf0-4", "gpf0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sleep0: sleep-states { + sleep0: sleep-state { PIN_SLP(gpa0-0, INPUT, NONE); PIN_SLP(gpa0-1, OUT0, NONE); PIN_SLP(gpa0-2, INPUT, NONE); @@ -1102,52 +1102,52 @@ &pinctrl_1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep1>; =20 - gpio_keys: gpio-keys { + gpio_keys: gpio-keys-pins { samsung,pins =3D "gpx0-1", "gpx2-2", "gpx2-7", "gpx3-3"; samsung,pin-pud =3D ; }; =20 - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpl0-6"; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-pud =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx0-7"; samsung,pin-pud =3D ; }; =20 - max77693_irq: max77693-irq { + max77693_irq: max77693-irq-pins { samsung,pins =3D "gpx1-5"; samsung,pin-pud =3D ; }; =20 - max77693_fuel_irq: max77693-fuel-irq { + max77693_fuel_irq: max77693-fuel-irq-pins { samsung,pins =3D "gpx2-3"; samsung,pin-pud =3D ; }; =20 - sdhci2_cd: sdhci2-cd-irq { + sdhci2_cd: sdhci2-cd-irq-pins { samsung,pins =3D "gpx3-4"; samsung,pin-pud =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; =20 - sleep1: sleep-states { + sleep1: sleep-state { PIN_SLP(gpk0-0, PREV, NONE); PIN_SLP(gpk0-1, PREV, NONE); PIN_SLP(gpk0-2, OUT0, NONE); @@ -1300,7 +1300,7 @@ &pinctrl_2 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep2>; =20 - sleep2: sleep-states { + sleep2: sleep-state { PIN_SLP(gpz-0, INPUT, DOWN); PIN_SLP(gpz-1, INPUT, DOWN); PIN_SLP(gpz-2, INPUT, DOWN); @@ -1315,7 +1315,7 @@ &pinctrl_3 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep3>; =20 - sleep3: sleep-states { + sleep3: sleep-state { PIN_SLP(gpv0-0, INPUT, DOWN); PIN_SLP(gpv0-1, INPUT, DOWN); PIN_SLP(gpv0-2, INPUT, DOWN); diff --git a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi b/arch/arm/boo= t/dts/exynos4412-odroid-common.dtsi index 5b1d4591b35c..e7669b9e9edb 100644 --- a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi +++ b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi @@ -172,24 +172,24 @@ cooling_map1: map1 { }; =20 &pinctrl_1 { - gpio_power_key: power-key { + gpio_power_key: power-key-pins { samsung,pins =3D "gpx1-3"; samsung,pin-pud =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; =20 - emmc_rstn: emmc-rstn { + emmc_rstn: emmc-rstn-pins { samsung,pins =3D "gpk1-2"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4412-odroidx.dts b/arch/arm/boot/dts/e= xynos4412-odroidx.dts index 440135d0ff2a..a9fada51eb50 100644 --- a/arch/arm/boot/dts/exynos4412-odroidx.dts +++ b/arch/arm/boot/dts/exynos4412-odroidx.dts @@ -112,7 +112,7 @@ &mshc_0 { }; =20 &pinctrl_1 { - gpio_home_key: home-key { + gpio_home_key: home-key-pins { samsung,pins =3D "gpx2-2"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4412-origen.dts b/arch/arm/boot/dts/ex= ynos4412-origen.dts index e6aec5facabf..6db09dba07ff 100644 --- a/arch/arm/boot/dts/exynos4412-origen.dts +++ b/arch/arm/boot/dts/exynos4412-origen.dts @@ -506,14 +506,14 @@ &mshc_0 { }; =20 &pinctrl_1 { - keypad_rows: keypad-rows { + keypad_rows: keypad-rows-pins { samsung,pins =3D "gpx2-0", "gpx2-1", "gpx2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_cols: keypad-cols { + keypad_cols: keypad-cols-pins { samsung,pins =3D "gpx1-0", "gpx1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4412-p4note.dtsi b/arch/arm/boot/dts/e= xynos4412-p4note.dtsi index 22c3086e0076..b386a9b8e188 100644 --- a/arch/arm/boot/dts/exynos4412-p4note.dtsi +++ b/arch/arm/boot/dts/exynos4412-p4note.dtsi @@ -641,19 +641,19 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep0>; =20 - tsp_reg_gpio_2: tsp-reg-gpio-2 { + tsp_reg_gpio_2: tsp-reg-gpio-2-pins { samsung,pins =3D "gpb-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - tsp_reg_gpio_3: tsp-reg-gpio-3 { + tsp_reg_gpio_3: tsp-reg-gpio-3-pins { samsung,pins =3D "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sleep0: sleep-states { + sleep0: sleep-state { PIN_SLP(gpa0-0, INPUT, NONE); PIN_SLP(gpa0-1, OUT0, NONE); PIN_SLP(gpa0-2, INPUT, NONE); @@ -755,19 +755,19 @@ &pinctrl_1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep1>; =20 - sd3_wifi: sd3-wifi { + sd3_wifi: sd3-wifi-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpl0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart_sel: uart-sel { + uart_sel: uart-sel-pins { samsung,pins =3D "gpl2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -775,82 +775,82 @@ uart_sel: uart-sel { /* 0 =3D CP, 1 =3D AP (serial output) */ }; =20 - tsp_rst: tsp-rst { + tsp_rst: tsp-rst-pins { samsung,pins =3D "gpm0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - tsp_irq: tsp-irq { + tsp_irq: tsp-irq-pins { samsung,pins =3D "gpm2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - wifi_reset: wifi-reset { + wifi_reset: wifi-reset-pins { samsung,pins =3D "gpm3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - tsp_reg_gpio_1: tsp-reg-gpio-1 { + tsp_reg_gpio_1: tsp-reg-gpio-1-pins { samsung,pins =3D "gpm4-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ak8975_irq: ak8975-irq { + ak8975_irq: ak8975-irq-pins { samsung,pins =3D "gpm4-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - stmpe_adc_irq: stmpe-adc-irq { + stmpe_adc_irq: stmpe-adc-irq-pins { samsung,pins =3D "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx0-7"; samsung,pin-pud =3D ; }; =20 - gpio_keys: gpio-keys { + gpio_keys: gpio-keys-pins { samsung,pins =3D "gpx2-2", "gpx2-7", "gpx3-3"; samsung,pin-pud =3D ; }; =20 - fuel_alert_irq: fuel-alert-irq { + fuel_alert_irq: fuel-alert-irq-pins { samsung,pins =3D "gpx2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - wifi_host_wake: wifi-host-wake { + wifi_host_wake: wifi-host-wake-pins { samsung,pins =3D "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sdhci2_cd: sdhci2-cd { + sdhci2_cd: sdhci2-cd-pins { samsung,pins =3D "gpx3-4"; samsung,pin-pud =3D ; }; =20 - sleep1: sleep-states { + sleep1: sleep-state { PIN_SLP(gpk0-0, PREV, NONE); PIN_SLP(gpk0-1, PREV, NONE); PIN_SLP(gpk0-2, PREV, NONE); @@ -1004,7 +1004,7 @@ &pinctrl_2 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep2>; =20 - sleep2: sleep-states { + sleep2: sleep-state { PIN_SLP(gpz-0, INPUT, DOWN); PIN_SLP(gpz-1, INPUT, DOWN); PIN_SLP(gpz-2, INPUT, DOWN); @@ -1019,7 +1019,7 @@ &pinctrl_3 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep3>; =20 - sleep3: sleep-states { + sleep3: sleep-state { PIN_SLP(gpv0-0, INPUT, DOWN); PIN_SLP(gpv0-1, INPUT, DOWN); PIN_SLP(gpv0-2, INPUT, DOWN); diff --git a/arch/arm/boot/dts/exynos4412-pinctrl.dtsi b/arch/arm/boot/dts/= exynos4412-pinctrl.dtsi index d7d5fdc230d8..88b8afd55664 100644 --- a/arch/arm/boot/dts/exynos4412-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos4412-pinctrl.dtsi @@ -19,7 +19,7 @@ _pin { \ } =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -27,7 +27,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -35,7 +35,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -43,7 +43,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -51,7 +51,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -59,7 +59,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -67,7 +67,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -75,7 +75,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -83,7 +83,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -91,7 +91,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -99,7 +99,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -107,7 +107,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -115,7 +115,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -123,112 +123,112 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_a: uart-audio-a { + uart_audio_a: uart-audio-a-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_b: uart-audio-b { + uart_audio_b: uart-audio-b-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -236,7 +236,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -244,7 +244,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -252,7 +252,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -260,7 +260,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -268,105 +268,105 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpc1-1", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - mipi0_clk: mipi0-clk { + mipi0_clk: mipi0-clk-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - mipi1_clk: mipi1-clk { + mipi1_clk: mipi1-clk-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_clk: lcd-clk { + lcd_clk: lcd-clk-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_data16: lcd-data-width16 { + lcd_data16: lcd-data-width16-pins { samsung,pins =3D "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", "gpf2-7", @@ -376,7 +376,7 @@ lcd_data16: lcd-data-width16 { samsung,pin-drv =3D ; }; =20 - lcd_data18: lcd-data-width18 { + lcd_data18: lcd-data-width18-pins { samsung,pins =3D "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", @@ -387,7 +387,7 @@ lcd_data18: lcd-data-width18 { samsung,pin-drv =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpf0-4", "gpf0-5", "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7", @@ -399,14 +399,14 @@ lcd_data24: lcd-data-width24 { samsung,pin-drv =3D ; }; =20 - lcd_ldi: lcd-ldi { + lcd_ldi: lcd-ldi-pins { samsung,pins =3D "gpf3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_io: cam-port-a-io { + cam_port_a_io: cam-port-a-io-pins { samsung,pins =3D "gpj0-0", "gpj0-1", "gpj0-2", "gpj0-3", "gpj0-4", "gpj0-5", "gpj0-6", "gpj0-7", "gpj1-0", "gpj1-1", "gpj1-2", "gpj1-4"; @@ -415,14 +415,14 @@ cam_port_a_io: cam-port-a-io { samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_active: cam-port-a-clk-active { + cam_port_a_clk_active: cam-port-a-clk-active-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_idle: cam-port-a-clk-idle { + cam_port_a_clk_idle: cam-port-a-clk-idle-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -431,7 +431,7 @@ cam_port_a_clk_idle: cam-port-a-clk-idle { }; =20 &pinctrl_1 { - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -439,7 +439,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -447,7 +447,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -455,7 +455,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpk3: gpk3 { + gpk3: gpk3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -463,7 +463,7 @@ gpk3: gpk3 { #interrupt-cells =3D <2>; }; =20 - gpl0: gpl0 { + gpl0: gpl0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -471,7 +471,7 @@ gpl0: gpl0 { #interrupt-cells =3D <2>; }; =20 - gpl1: gpl1 { + gpl1: gpl1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -479,7 +479,7 @@ gpl1: gpl1 { #interrupt-cells =3D <2>; }; =20 - gpl2: gpl2 { + gpl2: gpl2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -487,7 +487,7 @@ gpl2: gpl2 { #interrupt-cells =3D <2>; }; =20 - gpm0: gpm0 { + gpm0: gpm0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -495,7 +495,7 @@ gpm0: gpm0 { #interrupt-cells =3D <2>; }; =20 - gpm1: gpm1 { + gpm1: gpm1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -503,7 +503,7 @@ gpm1: gpm1 { #interrupt-cells =3D <2>; }; =20 - gpm2: gpm2 { + gpm2: gpm2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -511,7 +511,7 @@ gpm2: gpm2 { #interrupt-cells =3D <2>; }; =20 - gpm3: gpm3 { + gpm3: gpm3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -519,7 +519,7 @@ gpm3: gpm3 { #interrupt-cells =3D <2>; }; =20 - gpm4: gpm4 { + gpm4: gpm4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -527,42 +527,42 @@ gpm4: gpm4 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -579,7 +579,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -596,7 +596,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -604,7 +604,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -612,203 +612,203 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_clk: sd4-clk { + sd4_clk: sd4-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cmd: sd4-cmd { + sd4_cmd: sd4-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cd: sd4-cd { + sd4_cd: sd4-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus1: sd4-bus-width1 { + sd4_bus1: sd4-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus4: sd4-bus-width4 { + sd4_bus4: sd4-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus8: sd4-bus-width8 { + sd4_bus8: sd4-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpk1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpk1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpk1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpk1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpk2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpk2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpk2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpk2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpk2-3", "gpk2-4", "gpk2-5", "gpk2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpk3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpk3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpk3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpk3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_io: cam-port-b-io { + cam_port_b_io: cam-port-b-io-pins { samsung,pins =3D "gpm0-0", "gpm0-1", "gpm0-2", "gpm0-3", "gpm0-4", "gpm0-5", "gpm0-6", "gpm0-7", "gpm1-0", "gpm1-1", "gpm2-0", "gpm2-1"; @@ -817,77 +817,77 @@ cam_port_b_io: cam-port-b-io { samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_active: cam-port-b-clk-active { + cam_port_b_clk_active: cam-port-b-clk-active-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_idle: cam-port-b-clk-idle { + cam_port_b_clk_idle: cam-port-b-clk-idle-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint0: ext-int0 { + eint0: ext-int0-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint8: ext-int8 { + eint8: ext-int8-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint15: ext-int15 { + eint15: ext-int15-pins { samsung,pins =3D "gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint16: ext-int16 { + eint16: ext-int16-pins { samsung,pins =3D "gpx2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint31: ext-int31 { + eint31: ext-int31-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c0: fimc-is-i2c0 { + fimc_is_i2c0: fimc-is-i2c0-pins { samsung,pins =3D "gpm4-0", "gpm4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c1: fimc-is-i2c1 { + fimc_is_i2c1: fimc-is-i2c1-pins { samsung,pins =3D "gpm4-2", "gpm4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_uart: fimc-is-uart { + fimc_is_uart: fimc-is-uart-pins { samsung,pins =3D "gpm3-5", "gpm3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -896,7 +896,7 @@ hdmi_cec: hdmi-cec { }; =20 &pinctrl_2 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -904,7 +904,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; @@ -912,7 +912,7 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4"; samsung,pin-function =3D ; @@ -922,7 +922,7 @@ pcm0_bus: pcm0-bus { }; =20 &pinctrl_3 { - gpv0: gpv0 { + gpv0: gpv0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -930,7 +930,7 @@ gpv0: gpv0 { #interrupt-cells =3D <2>; }; =20 - gpv1: gpv1 { + gpv1: gpv1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -938,7 +938,7 @@ gpv1: gpv1 { #interrupt-cells =3D <2>; }; =20 - gpv2: gpv2 { + gpv2: gpv2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -946,7 +946,7 @@ gpv2: gpv2 { #interrupt-cells =3D <2>; }; =20 - gpv3: gpv3 { + gpv3: gpv3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -954,7 +954,7 @@ gpv3: gpv3 { #interrupt-cells =3D <2>; }; =20 - gpv4: gpv4 { + gpv4: gpv4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -962,7 +962,7 @@ gpv4: gpv4 { #interrupt-cells =3D <2>; }; =20 - c2c_bus: c2c-bus { + c2c_bus: c2c-bus-pins { samsung,pins =3D "gpv0-0", "gpv0-1", "gpv0-2", "gpv0-3", "gpv0-4", "gpv0-5", "gpv0-6", "gpv0-7", "gpv1-0", "gpv1-1", "gpv1-2", "gpv1-3", diff --git a/arch/arm/boot/dts/exynos4412-smdk4412.dts b/arch/arm/boot/dts/= exynos4412-smdk4412.dts index cc99b955af0c..a40ff394977c 100644 --- a/arch/arm/boot/dts/exynos4412-smdk4412.dts +++ b/arch/arm/boot/dts/exynos4412-smdk4412.dts @@ -133,14 +133,14 @@ key-E { }; =20 &pinctrl_1 { - keypad_rows: keypad-rows { + keypad_rows: keypad-rows-pins { samsung,pins =3D "gpx2-0", "gpx2-1", "gpx2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_cols: keypad-cols { + keypad_cols: keypad-cols-pins { samsung,pins =3D "gpx1-0", "gpx1-1", "gpx1-2", "gpx1-3", "gpx1-4", "gpx1-5", "gpx1-6", "gpx1-7"; samsung,pin-function =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 000BBC433F5 for ; Tue, 11 Jan 2022 20:18:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346366AbiAKUS1 (ORCPT ); Tue, 11 Jan 2022 15:18:27 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60084 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244084AbiAKUSM (ORCPT ); Tue, 11 Jan 2022 15:18:12 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id D7E874005A for ; Tue, 11 Jan 2022 20:18:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932289; bh=leLGZnhUeBUH/EkIfw1a1cvYY+aPWXB20GZk9k/cdRs=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=j6YNHmi0sIUmNKktAfxE8mGByw9D6N95fwZMoEcHNDYcIGJ9kLUwxQ5Sa4cefi4on PMhhBrELrDqHMvANcFE5BxAWYVrTO6PplW0diZMGfCHxHZUYp3A6N3pUnBCA3qwATt WutRL/k91x19fspa1pgP9LGyRJRsiueaBhKi5kjGnGWyTNK/Dzp2l2qGIlY3VeTGsQ zdcIseONOULjK0Cy1fiBW8Msonvn5f73jKvLhVPrAEuTSmTcWNRE79DDrvIoaoqZ6D rjNZB0h2t6Jcdk9s0vDr7A5+1VLnVXu0L2Fi2WcYvaLQ4/OUWZzv2jE0xlN09tmu7o X5ndblp5/EX5Q== Received: by mail-ed1-f69.google.com with SMTP id o20-20020a056402439400b003f83cf1e472so163426edc.18 for ; Tue, 11 Jan 2022 12:18:09 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=leLGZnhUeBUH/EkIfw1a1cvYY+aPWXB20GZk9k/cdRs=; b=neyHQ+QIiVY22kwnN5wgbs65xcCUz8CG3lGtBHw5VOCqFVw4aqV+ZkfuVL4yMy2IIF zvodE4V1Y6WWfbLSQ5JRhCJ9eUbE7Nbsa1fgCgiYgY8izZ29om9kJvKD92Y5tyhjAWfn X481BP21Vsex91De/6NT5fFh3PpbxnjfYaM5lVd03+PJSHrPnrcvdjSlUGaJCNgeW6W3 FSB/orK7XBSw2Pl8T9cDOsQUGbiW4Tfc5K/z69DMU7cWTpD4npfGyPa2IJB/lsDNqgYg FjezoP+N3E4ILuocLF4vMU/R4EYEvoMfCg2Jmxj8JocZQfGS/Ne5Dr2oeYceX4VIsR7T WrAw== X-Gm-Message-State: AOAM530dUMA25DD3wKjFC1HTk5m2XRMn38rQg49rwiNjaYpeMu7O5zu9 VYpDe6PmL/Db5Mpal3kEgHnNrpS9lZrEHS7PtU8Z2sSptmgo2rxrpBEHOhSQM1u47dgrSMBXdwO MiqEy6erdWyDQyLyiBv00vd9oEkCmrRtZWOE731ksTA== X-Received: by 2002:a17:906:4c95:: with SMTP id q21mr4836957eju.173.1641932288639; Tue, 11 Jan 2022 12:18:08 -0800 (PST) X-Google-Smtp-Source: ABdhPJy6fh2Ce0/gArCL7l7as8WRtW4KBQl8aWqQb26Ay93IXrF+jvl2WDKYl2D8T8gMUI25J/jrdQ== X-Received: by 2002:a17:906:4c95:: with SMTP id q21mr4836936eju.173.1641932288200; Tue, 11 Jan 2022 12:18:08 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:07 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 13/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos5250 Date: Tue, 11 Jan 2022 21:17:07 +0100 Message-Id: <20220111201722.327219-7-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5250-arndale.dts | 2 +- arch/arm/boot/dts/exynos5250-pinctrl.dtsi | 220 +++++++++--------- arch/arm/boot/dts/exynos5250-smdk5250.dts | 2 +- arch/arm/boot/dts/exynos5250-snow-common.dtsi | 22 +- arch/arm/boot/dts/exynos5250-snow-rev5.dts | 2 +- arch/arm/boot/dts/exynos5250-snow.dts | 2 +- arch/arm/boot/dts/exynos5250-spring.dts | 20 +- 7 files changed, 135 insertions(+), 135 deletions(-) diff --git a/arch/arm/boot/dts/exynos5250-arndale.dts b/arch/arm/boot/dts/e= xynos5250-arndale.dts index 3583095fbb2a..693bf9e48183 100644 --- a/arch/arm/boot/dts/exynos5250-arndale.dts +++ b/arch/arm/boot/dts/exynos5250-arndale.dts @@ -590,7 +590,7 @@ &mmc_2 { }; =20 &pinctrl_0 { - s5m8767_irq: s5m8767-irq { + s5m8767_irq: s5m8767-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos5250-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5250-pinctrl.dtsi index d7d756614edd..918947a3897e 100644 --- a/arch/arm/boot/dts/exynos5250-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5250-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -20,7 +20,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -28,7 +28,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -36,7 +36,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -44,7 +44,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -52,7 +52,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -60,7 +60,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -68,7 +68,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -76,7 +76,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -84,7 +84,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -92,7 +92,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -100,7 +100,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -108,7 +108,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -116,42 +116,42 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpc4: gpc4 { + gpc4: gpc4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -159,7 +159,7 @@ gpc4: gpc4 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -170,7 +170,7 @@ gpx0: gpx0 { <26 0>, <26 1>, <27 0>, <27 1>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -181,7 +181,7 @@ gpx1: gpx1 { <30 0>, <30 1>, <31 0>, <31 1>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -189,7 +189,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -197,104 +197,104 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_hs_bus: i2c2-hs-bus { + i2c2_hs_bus: i2c2-hs-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_gpio_bus: i2c2-gpio-bus { + i2c2_gpio_bus: i2c2-gpio-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_hs_bus: i2c3-hs-bus { + i2c3_hs_bus: i2c3-hs-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpa2-4", "gpa2-6", "gpa2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -302,7 +302,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -310,7 +310,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -318,7 +318,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -326,7 +326,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -334,280 +334,280 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpb1-1", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpb2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpb2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpb2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpb2-2", "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_hs_bus: i2c0-hs-bus { + i2c0_hs_bus: i2c0-hs-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_hs_bus: i2c1-hs-bus { + i2c1_hs_bus: i2c1-hs-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-3", "gpc0-4", "gpc0-5", "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpc2-3", "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc3-3", "gpc3-4", "gpc3-5", "gpc3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpc4-3", "gpc4-4", "gpc4-5", "gpc4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpc4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpc4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpc4-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpc4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpc4-3", "gpc4-4", "gpc4-5", "gpc4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd: dp_hpd { + dp_hpd: dp-hpd-pins { samsung,pins =3D "gpx0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; }; =20 &pinctrl_1 { - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -615,7 +615,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -623,7 +623,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -631,7 +631,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -639,7 +639,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -647,7 +647,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -655,7 +655,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -663,7 +663,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -671,7 +671,7 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -679,7 +679,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - cam_gpio_a: cam-gpio-a { + cam_gpio_a: cam-gpio-a-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1"; @@ -688,7 +688,7 @@ cam_gpio_a: cam-gpio-a { samsung,pin-drv =3D ; }; =20 - cam_gpio_b: cam-gpio-b { + cam_gpio_b: cam-gpio-b-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; @@ -696,42 +696,42 @@ cam_gpio_b: cam-gpio-b { samsung,pin-drv =3D ; }; =20 - cam_i2c2_bus: cam-i2c2-bus { + cam_i2c2_bus: cam-i2c2-bus-pins { samsung,pins =3D "gpe0-6", "gpe1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi1_bus: cam-spi1-bus { + cam_spi1_bus: cam-spi1-bus-pins { samsung,pins =3D "gpe0-4", "gpe0-5", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c1_bus: cam-i2c1-bus { + cam_i2c1_bus: cam-i2c1-bus-pins { samsung,pins =3D "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c0_bus: cam-i2c0-bus { + cam_i2c0_bus: cam-i2c0-bus-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi0_bus: cam-spi0-bus { + cam_spi0_bus: cam-spi0-bus-pins { samsung,pins =3D "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_bayrgb_bus: cam-bayrgb-bus { + cam_bayrgb_bus: cam-bayrgb-bus-pins { samsung,pins =3D "gpg0-0", "gpg0-1", "gpg0-2", "gpg0-3", "gpg0-4", "gpg0-5", "gpg0-6", "gpg0-7", "gpg1-0", "gpg1-1", "gpg1-2", "gpg1-3", @@ -742,7 +742,7 @@ cam_bayrgb_bus: cam-bayrgb-bus { samsung,pin-drv =3D ; }; =20 - cam_port_a: cam-port-a { + cam_port_a: cam-port-a-pins { samsung,pins =3D "gph0-0", "gph0-1", "gph0-2", "gph0-3", "gph1-0", "gph1-1", "gph1-2", "gph1-3", "gph1-4", "gph1-5", "gph1-6", "gph1-7"; @@ -753,7 +753,7 @@ cam_port_a: cam-port-a { }; =20 &pinctrl_2 { - gpv0: gpv0 { + gpv0: gpv0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -761,7 +761,7 @@ gpv0: gpv0 { #interrupt-cells =3D <2>; }; =20 - gpv1: gpv1 { + gpv1: gpv1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -769,7 +769,7 @@ gpv1: gpv1 { #interrupt-cells =3D <2>; }; =20 - gpv2: gpv2 { + gpv2: gpv2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -777,7 +777,7 @@ gpv2: gpv2 { #interrupt-cells =3D <2>; }; =20 - gpv3: gpv3 { + gpv3: gpv3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -785,7 +785,7 @@ gpv3: gpv3 { #interrupt-cells =3D <2>; }; =20 - gpv4: gpv4 { + gpv4: gpv4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -793,7 +793,7 @@ gpv4: gpv4 { #interrupt-cells =3D <2>; }; =20 - c2c_rxd: c2c-rxd { + c2c_rxd: c2c-rxd-pins { samsung,pins =3D "gpv0-0", "gpv0-1", "gpv0-2", "gpv0-3", "gpv0-4", "gpv0-5", "gpv0-6", "gpv0-7", "gpv1-0", "gpv1-1", "gpv1-2", "gpv1-3", @@ -803,7 +803,7 @@ c2c_rxd: c2c-rxd { samsung,pin-drv =3D ; }; =20 - c2c_txd: c2c-txd { + c2c_txd: c2c-txd-pins { samsung,pins =3D "gpv2-0", "gpv2-1", "gpv2-2", "gpv2-3", "gpv2-4", "gpv2-5", "gpv2-6", "gpv2-7", "gpv3-0", "gpv3-1", "gpv3-2", "gpv3-3", @@ -815,7 +815,7 @@ c2c_txd: c2c-txd { }; =20 &pinctrl_3 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -823,7 +823,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos5250-smdk5250.dts b/arch/arm/boot/dts/= exynos5250-smdk5250.dts index 39bbe18145cf..497fbd009ae5 100644 --- a/arch/arm/boot/dts/exynos5250-smdk5250.dts +++ b/arch/arm/boot/dts/exynos5250-smdk5250.dts @@ -410,7 +410,7 @@ partition@40000 { }; =20 &pinctrl_0 { - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-snow-common.dtsi b/arch/arm/boot/= dts/exynos5250-snow-common.dtsi index 2335c4687349..f7f5630a620b 100644 --- a/arch/arm/boot/dts/exynos5250-snow-common.dtsi +++ b/arch/arm/boot/dts/exynos5250-snow-common.dtsi @@ -587,63 +587,63 @@ &mmc_3 { }; =20 &pinctrl_0 { - wifi_en: wifi-en { + wifi_en: wifi-en-pins { samsung,pins =3D "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wifi_rst: wifi-rst { + wifi_rst: wifi-rst-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tps65090_irq: tps65090-irq { + tps65090_irq: tps65090-irq-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_vbus_en: usb3-vbus-en { + usb3_vbus_en: usb3-vbus-en-pins { samsung,pins =3D "gpx2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -652,14 +652,14 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_1 { - arb_their_claim: arb-their-claim { + arb_their_claim: arb-their-claim-pins { samsung,pins =3D "gpe0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - arb_our_claim: arb-our-claim { + arb_our_claim: arb-our-claim-pins { samsung,pins =3D "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-snow-rev5.dts b/arch/arm/boot/dts= /exynos5250-snow-rev5.dts index f8ca61df6981..0a47597d6f0d 100644 --- a/arch/arm/boot/dts/exynos5250-snow-rev5.dts +++ b/arch/arm/boot/dts/exynos5250-snow-rev5.dts @@ -47,7 +47,7 @@ max98090: audio-codec@10 { }; =20 &pinctrl_0 { - max98090_irq: max98090-irq { + max98090_irq: max98090-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-snow.dts b/arch/arm/boot/dts/exyn= os5250-snow.dts index a630bc654a49..906aa7aae710 100644 --- a/arch/arm/boot/dts/exynos5250-snow.dts +++ b/arch/arm/boot/dts/exynos5250-snow.dts @@ -43,7 +43,7 @@ max98095: audio-codec@11 { }; =20 &pinctrl_0 { - max98095_en: max98095-en { + max98095_en: max98095-en-pins { samsung,pins =3D "gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-spring.dts b/arch/arm/boot/dts/ex= ynos5250-spring.dts index e0feedcf54bb..d52b5e4e5870 100644 --- a/arch/arm/boot/dts/exynos5250-spring.dts +++ b/arch/arm/boot/dts/exynos5250-spring.dts @@ -451,63 +451,63 @@ &mmc_1 { }; =20 &pinctrl_0 { - s5m8767_dvs: s5m8767-dvs { + s5m8767_dvs: s5m8767-dvs-pins { samsung,pins =3D "gpd1-0", "gpd1-1", "gpd1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd_gpio: dp-hpd { + dp_hpd_gpio: dp-hpd-pins { samsung,pins =3D "gpc3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - trackpad_irq: trackpad-irq { + trackpad_irq: trackpad-irq-pins { samsung,pins =3D "gpx1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - s5m8767_ds: s5m8767-ds { + s5m8767_ds: s5m8767-ds-pins { samsung,pins =3D "gpx2-3", "gpx2-4", "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - s5m8767_irq: s5m8767-irq { + s5m8767_irq: s5m8767-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -516,7 +516,7 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_1 { - hsic_reset: hsic-reset { + hsic_reset: hsic-reset-pins { samsung,pins =3D "gpe1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C71D3C433EF for ; Tue, 11 Jan 2022 20:18:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350463AbiAKUSr (ORCPT ); Tue, 11 Jan 2022 15:18:47 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60214 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345958AbiAKUSS (ORCPT ); Tue, 11 Jan 2022 15:18:18 -0500 Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 8B21D40A56 for ; Tue, 11 Jan 2022 20:18:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932292; bh=zWAYz0TMBM83QzhR4FOf0S6bCPqsB90adPzhV3JNC4A=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=WdIIo/8+csUPmR23EoX6cNhqG67R3TqhLLJkMUnvUsES2fFhVYTZ8LecfchtSI2G5 XGTaqi+NrEqBaxhHJfknMfyR8eWYnBJ+18MnUrE/rUfVpH/E7RbIufOrpVr/xVMWpJ AVTKhAdzxuHKa9wKOd4NaL/9+QaAk6VRkEOMR3kHAgNNzbKXz0hB6X5PEUX566PUwK RbszAEavRmBBeWdKWZtanDWoIfUQtVCHZi/A6TnmZh8maXnDHTJVqAeGOWH/J3zPQK UIGSEL+mqpTzsmDMgNw5GyxkolRoPZ8hKnAbSixnZARUT77J61l6+aHJZ9MICM/j5r DVqHI1rneeBbw== Received: by mail-ed1-f70.google.com with SMTP id r8-20020a05640251c800b003f9a52daa3fso148094edd.22 for ; Tue, 11 Jan 2022 12:18:12 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zWAYz0TMBM83QzhR4FOf0S6bCPqsB90adPzhV3JNC4A=; b=E+dH7OHfSJXllU4Bqmz38shdV7JVqCq/ecF7xXdtHaFlRUtyf/Wp2p0G88HjuizfnF laXid4t3Tx3YQVBXGWvorLBPGKHHUAs/5l+H3pNwx4MEyO6aakK8cDECsddgpu0A2vMq ZoNuDzs+f3XK9caGb87qjBEXwqsUgKUgXwE9EnG8G+nPZ7g0rL7peg4mDlYL6gsfHTym cH+9B++qfqyRXR/o0uYjPNRbFeHVwcJPTSFr0BZNJWvcQ8Lr2jcz+LxfbZquLT0lwE1C qqIAI6Yhw18pKp9x22lcXbpOM/owX+meuTHv/mx+nspPsgj/j7+FNpflT6SkxVuygafs xdXA== X-Gm-Message-State: AOAM531kI5YBsmqmn3L84W0ClI0g+JJd6wUAngocy+/WbiKaPNta2i59 EMSbFoJwIbXStSTdU/Lx9nJ+CZmzEpf//vyEK0gwD4/BeQ7Tcpl9n2u65ROZwSbWfZvcvECwBA6 Q2toND4/03KHGbqzrtgbk1TrTWEb0ycdKhg7UIo600A== X-Received: by 2002:a17:907:7602:: with SMTP id jx2mr4991601ejc.92.1641932290901; Tue, 11 Jan 2022 12:18:10 -0800 (PST) X-Google-Smtp-Source: ABdhPJxJ2cOxprxiKRl2ecSnXca4N2ho20qy/QzxTKjI2NFBSwJJOm7uh4Yha4GxE57ek/HmHkdJzQ== X-Received: by 2002:a17:907:7602:: with SMTP id jx2mr4991577ejc.92.1641932290577; Tue, 11 Jan 2022 12:18:10 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:08 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 14/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos5260 Date: Tue, 11 Jan 2022 21:17:08 +0100 Message-Id: <20220111201722.327219-8-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5260-pinctrl.dtsi | 148 ++++++++++----------- arch/arm/boot/dts/exynos5260-xyref5260.dts | 2 +- 2 files changed, 75 insertions(+), 75 deletions(-) diff --git a/arch/arm/boot/dts/exynos5260-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5260-pinctrl.dtsi index 17e2f3e0d71e..150607f8103d 100644 --- a/arch/arm/boot/dts/exynos5260-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5260-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -20,7 +20,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -28,7 +28,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -36,7 +36,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -44,7 +44,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -52,7 +52,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -60,7 +60,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -68,7 +68,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpb4: gpb4 { + gpb4: gpb4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -76,7 +76,7 @@ gpb4: gpb4 { #interrupt-cells =3D <2>; }; =20 - gpb5: gpb5 { + gpb5: gpb5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -84,7 +84,7 @@ gpb5: gpb5 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -92,7 +92,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -100,7 +100,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpd2: gpd2 { + gpd2: gpd2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -108,7 +108,7 @@ gpd2: gpd2 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -116,7 +116,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -124,7 +124,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -132,7 +132,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -140,7 +140,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -148,7 +148,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -164,7 +164,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -180,7 +180,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -188,7 +188,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -196,63 +196,63 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpa2-4", "gpa2-6", "gpa2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_vbus0_en: usb3-vbus0-en { + usb3_vbus0_en: usb3-vbus0-en-pins { samsung,pins =3D "gpa2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -260,7 +260,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -268,105 +268,105 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - spdif1_bus: spdif1-bus { + spdif1_bus: spdif1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-2", "gpb1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_hs_bus: i2c0-hs-bus { + i2c0_hs_bus: i2c0-hs-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_hs_bus: i2c1-hs-bus { + i2c1_hs_bus: i2c1-hs-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_hs_bus: i2c2-hs-bus { + i2c2_hs_bus: i2c2-hs-bus-pins { samsung,pins =3D "gpb3-4", "gpb3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_hs_bus: i2c3-hs-bus { + i2c3_hs_bus: i2c3-hs-bus-pins { samsung,pins =3D "gpb3-6", "gpb3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb4-0", "gpb4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb4-2", "gpb4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpb4-4", "gpb4-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpb4-6", "gpb4-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c8_bus: i2c8-bus { + i2c8_bus: i2c8-bus-pins { samsung,pins =3D "gpb5-0", "gpb5-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c9_bus: i2c9-bus { + i2c9_bus: i2c9-bus-pins { samsung,pins =3D "gpb5-2", "gpb5-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c10_bus: i2c10-bus { + i2c10_bus: i2c10-bus-pins { samsung,pins =3D "gpb5-4", "gpb5-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c11_bus: i2c11-bus { + i2c11_bus: i2c11-bus-pins { samsung,pins =3D "gpb5-6", "gpb5-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_gpio_a: cam-gpio-a { + cam_gpio_a: cam-gpio-a-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1"; @@ -375,7 +375,7 @@ cam_gpio_a: cam-gpio-a { samsung,pin-drv =3D ; }; =20 - cam_gpio_b: cam-gpio-b { + cam_gpio_b: cam-gpio-b-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; @@ -383,28 +383,28 @@ cam_gpio_b: cam-gpio-b { samsung,pin-drv =3D ; }; =20 - cam_i2c1_bus: cam-i2c1-bus { + cam_i2c1_bus: cam-i2c1-bus-pins { samsung,pins =3D "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c0_bus: cam-i2c0-bus { + cam_i2c0_bus: cam-i2c0-bus-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi0_bus: cam-spi0-bus { + cam_spi0_bus: cam-spi0-bus-pins { samsung,pins =3D "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi1_bus: cam-spi1-bus { + cam_spi1_bus: cam-spi1-bus-pins { samsung,pins =3D "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -413,7 +413,7 @@ cam_spi1_bus: cam-spi1-bus { }; =20 &pinctrl_1 { - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -421,7 +421,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -429,7 +429,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -437,7 +437,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -445,7 +445,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpc4: gpc4 { + gpc4: gpc4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -453,112 +453,112 @@ gpc4: gpc4 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-3", "gpc0-4", "gpc0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rdqs: sd0-rdqs { + sd0_rdqs: sd0-rdqs-pins { samsung,pins =3D "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpc1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpc1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpc1-3", "gpc1-4", "gpc1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpc4-0", "gpc4-1", "gpc4-2", "gpc4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -567,7 +567,7 @@ sd2_bus4: sd2-bus-width4 { }; =20 &pinctrl_2 { - gpz0: gpz0 { + gpz0: gpz0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -575,7 +575,7 @@ gpz0: gpz0 { #interrupt-cells =3D <2>; }; =20 - gpz1: gpz1 { + gpz1: gpz1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 diff --git a/arch/arm/boot/dts/exynos5260-xyref5260.dts b/arch/arm/boot/dts= /exynos5260-xyref5260.dts index 0dc2ec16aa0a..82d8441c8908 100644 --- a/arch/arm/boot/dts/exynos5260-xyref5260.dts +++ b/arch/arm/boot/dts/exynos5260-xyref5260.dts @@ -38,7 +38,7 @@ xrtcxti: xrtcxti { }; =20 &pinctrl_0 { - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DEA40C433EF for ; Tue, 11 Jan 2022 20:18:44 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350272AbiAKUSo (ORCPT ); Tue, 11 Jan 2022 15:18:44 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38256 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243608AbiAKUSR (ORCPT ); Tue, 11 Jan 2022 15:18:17 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id A8F6D40019 for ; Tue, 11 Jan 2022 20:18:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932294; bh=0zRbRSZPVwASP0a16oEo2pWqATsRCl0JAUwR0HxpL/0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=KHomraq5b8lDTIkk6P04Ao8xaQHcR+z9AZVdvU2eB6Bk0Tmr0EIPdkspDpOivWx/5 ZS5XOtFOGoNYNcjKbCrdtYcvaNDdQ8L5vdCyjMg7E3shcJ/E+D8UVaBGNqTsn0/eMC UHoe74G+FNqAKLVGz7D8GqcdLYXzCtn/tzv7jqhW2J3pUk2Sky7oPc74WRVci6+nuU vok/N9RUqYnIhUKLCbIvHjh5ssGZWffNmvd+0cfhxgzltfkYVkJPJqFLowgML7AXh0 O+zTIIF78NHklYmzh8P/6n/as/p1iPoHe5BvU718zNl7CKAJYrZ+Ue0/1UGlqNXeQo aFMNevrlwdyJA== Received: by mail-ed1-f72.google.com with SMTP id i9-20020a05640242c900b003fe97faab62so193323edc.9 for ; Tue, 11 Jan 2022 12:18:14 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0zRbRSZPVwASP0a16oEo2pWqATsRCl0JAUwR0HxpL/0=; b=tU80F30sl3V+jbOjLaV4WNUBxxxNuVGoDisCfdOr0qi9ufE84Fuzqw03Yo0HICKWpY oCVsV5E6Xd2lOetV3Z11h2bHNs6p+ccWusU30T33IWz42Yg82vqXXnrNFgWzk2Dug41U yhx8WedP+PWD5ISlo4PKuPtRXytnztyKX0fJlDelAhHxWugnT/hlVhQTuM7W07sV8hW1 Wc9PXiCtjl726nAr3POnmgw2EORMMkZAKs5aTgYePsGFsVEOwnQ1yp4o1S7cz1wLYopz ikXzV8N2cpSrWX4QGWWbVuGlDSjufuCdfFK15SMHa35tWef6RfgA7ePa4Ntgap49d2SM L+kg== X-Gm-Message-State: AOAM5329qG4qy6wKCLNuQGpee7UaEPul81VQPF3tunL6n8lFah14yFJ6 Ro47uBqGM+JSiQbEHA0l9rJiwtKkaZHBQqZhCdizTQV5jXmvgtQC5om/ViuCwQgrd9w/qa/okC1 CH/JcmX83nBMkq6E7LiiGbCoAQjo3qPOrkDVtgPgvYw== X-Received: by 2002:a17:907:10d5:: with SMTP id rv21mr4918516ejb.52.1641932291823; Tue, 11 Jan 2022 12:18:11 -0800 (PST) X-Google-Smtp-Source: ABdhPJzllg/7Lz2UOwF39Fjee/AS5G38i45xxqIW8ZPiHB2D9VEA2k0DURQg7V1yErJuhqEnEgkIhg== X-Received: by 2002:a17:907:10d5:: with SMTP id rv21mr4918492ejb.52.1641932291516; Tue, 11 Jan 2022 12:18:11 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:11 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 15/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos5410 Date: Tue, 11 Jan 2022 21:17:09 +0100 Message-Id: <20220111201722.327219-9-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5410-odroidxu.dts | 10 +- arch/arm/boot/dts/exynos5410-pinctrl.dtsi | 170 +++++++++++----------- arch/arm/boot/dts/exynos5410-smdk5410.dts | 4 +- 3 files changed, 92 insertions(+), 92 deletions(-) diff --git a/arch/arm/boot/dts/exynos5410-odroidxu.dts b/arch/arm/boot/dts/= exynos5410-odroidxu.dts index 9f2200dd5b43..ca121859b124 100644 --- a/arch/arm/boot/dts/exynos5410-odroidxu.dts +++ b/arch/arm/boot/dts/exynos5410-odroidxu.dts @@ -547,14 +547,14 @@ &mmc_2 { }; =20 &pinctrl_0 { - emmc_nrst_pin: emmc-nrst { + emmc_nrst_pin: emmc-nrst-pins { samsung,pins =3D "gpd1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_wp: sd2-wp { + sd2_wp: sd2-wp-pins { samsung,pins =3D "gpm5-0"; samsung,pin-function =3D ; /* Pin is floating so be sure to disable write-protect */ @@ -562,14 +562,14 @@ sd2_wp: sd2-wp { samsung,pin-drv =3D ; }; =20 - pmic_dvs_2: pmic-dvs-2 { + pmic_dvs_2: pmic-dvs-2-pins { samsung,pins =3D "gpx0-0", "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_dvs_1: pmic-dvs-1 { + pmic_dvs_1: pmic-dvs-1-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -577,7 +577,7 @@ pmic_dvs_1: pmic-dvs-1 { samsung,pin-val =3D <1>; }; =20 - max77802_irq: max77802-irq { + max77802_irq: max77802-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5410-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5410-pinctrl.dtsi index 9599ba8ba798..6c7814b4372e 100644 --- a/arch/arm/boot/dts/exynos5410-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5410-pinctrl.dtsi @@ -9,7 +9,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -17,7 +17,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -25,7 +25,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -33,7 +33,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -41,7 +41,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -49,7 +49,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -57,7 +57,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -65,7 +65,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -73,7 +73,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -81,7 +81,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -89,7 +89,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -97,12 +97,12 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpm5: gpm5 { + gpm5: gpm5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -110,7 +110,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -118,7 +118,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -126,7 +126,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -134,7 +134,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -142,7 +142,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -150,7 +150,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -158,7 +158,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -166,7 +166,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -174,7 +174,7 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -182,52 +182,52 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gpm7: gpm7 { + gpm7: gpm7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy7: gpy7 { + gpy7: gpy7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -244,7 +244,7 @@ gpx0: gpx0 { <27 1>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -261,7 +261,7 @@ gpx1: gpx1 { <31 1>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -269,7 +269,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -277,210 +277,210 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_hs_bus: i2c4-hs-bus { + i2c4_hs_bus: i2c4-hs-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_hs_bus: i2c5-hs-bus { + i2c5_hs_bus: i2c5-hs-bus-pins { samsung,pins =3D "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_hs_bus: i2c6-hs-bus { + i2c6_hs_bus: i2c6-hs-bus-pins { samsung,pins =3D "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpb2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpb2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpb2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_hs_bus: i2c7-hs-bus { + i2c7_hs_bus: i2c7-hs-bus-pins { samsung,pins =3D "gpb2-2", "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-4", "gpc0-5", "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -489,7 +489,7 @@ sd0_bus8: sd0-bus-width8 { }; =20 &pinctrl_1 { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -497,7 +497,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -505,7 +505,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - gpj2: gpj2 { + gpj2: gpj2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -513,7 +513,7 @@ gpj2: gpj2 { #interrupt-cells =3D <2>; }; =20 - gpj3: gpj3 { + gpj3: gpj3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -521,7 +521,7 @@ gpj3: gpj3 { #interrupt-cells =3D <2>; }; =20 - gpj4: gpj4 { + gpj4: gpj4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -529,7 +529,7 @@ gpj4: gpj4 { #interrupt-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -537,7 +537,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -545,7 +545,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -553,7 +553,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpk3: gpk3 { + gpk3: gpk3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -561,28 +561,28 @@ gpk3: gpk3 { #interrupt-cells =3D <2>; }; =20 - usb3_1_oc: usb3-1-oc { + usb3_1_oc: usb3-1-oc-pins { samsung,pins =3D "gpk2-4", "gpk2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_1_vbusctrl: usb3-1-vbusctrl { + usb3_1_vbusctrl: usb3-1-vbusctrl-pins { samsung,pins =3D "gpk2-6", "gpk2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_0_oc: usb3-0-oc { + usb3_0_oc: usb3-0-oc-pins { samsung,pins =3D "gpk3-0", "gpk3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_0_vbusctrl: usb3-0-vbusctrl { + usb3_0_vbusctrl: usb3-0-vbusctrl-pins { samsung,pins =3D "gpk3-2", "gpk3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -591,7 +591,7 @@ usb3_0_vbusctrl: usb3-0-vbusctrl { }; =20 &pinctrl_2 { - gpv0: gpv0 { + gpv0: gpv0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -599,7 +599,7 @@ gpv0: gpv0 { #interrupt-cells =3D <2>; }; =20 - gpv1: gpv1 { + gpv1: gpv1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -607,7 +607,7 @@ gpv1: gpv1 { #interrupt-cells =3D <2>; }; =20 - gpv2: gpv2 { + gpv2: gpv2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -615,7 +615,7 @@ gpv2: gpv2 { #interrupt-cells =3D <2>; }; =20 - gpv3: gpv3 { + gpv3: gpv3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -623,7 +623,7 @@ gpv3: gpv3 { #interrupt-cells =3D <2>; }; =20 - gpv4: gpv4 { + gpv4: gpv4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -633,7 +633,7 @@ gpv4: gpv4 { }; =20 &pinctrl_3 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -641,7 +641,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - audi2s0_bus: audi2s0-bus { + audi2s0_bus: audi2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4"; samsung,pin-function =3D <2>; diff --git a/arch/arm/boot/dts/exynos5410-smdk5410.dts b/arch/arm/boot/dts/= exynos5410-smdk5410.dts index 2a3ade77a2de..5b2e567809ae 100644 --- a/arch/arm/boot/dts/exynos5410-smdk5410.dts +++ b/arch/arm/boot/dts/exynos5410-smdk5410.dts @@ -66,14 +66,14 @@ &mmc_2 { }; =20 &pinctrl_0 { - srom_ctl: srom-ctl { + srom_ctl: srom-ctl-pins { samsung,pins =3D "gpy0-3", "gpy0-4", "gpy0-5", "gpy1-0", "gpy1-1", "gpy1-2", "gpy1-3"; samsung,pin-function =3D ; samsung,pin-drv =3D ; }; =20 - srom_ebi: srom-ebi { + srom_ebi: srom-ebi-pins { samsung,pins =3D "gpy3-0", "gpy3-1", "gpy3-2", "gpy3-3", "gpy3-4", "gpy3-5", "gpy3-6", "gpy3-7", "gpy5-0", "gpy5-1", "gpy5-2", "gpy5-3", --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EDC03C433EF for ; Tue, 11 Jan 2022 20:18:38 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346620AbiAKUSf (ORCPT ); Tue, 11 Jan 2022 15:18:35 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38266 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345902AbiAKUSR (ORCPT ); Tue, 11 Jan 2022 15:18:17 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 2119D40058 for ; Tue, 11 Jan 2022 20:18:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932295; bh=ufHVnFxvHXFMYI5zpuFbDKTqdJFzFRUr3a7SGQCX5b0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=tVmDN2kIqTRM3FeYvZrTw+w36ljwf9tCZEDbbT9JQqfTkwxbljXJ8OUGHUJo5gHSB XEGb4Ct9sI86JHCTrgu1mQIGDItCGtTgvrssY4/+SQsTSOOgjaLQ3mi+zUawbNsR+t jBeY/9EscZh9UNBvXO1NV79+1zEHNmcUK8d3Y5oqndqQllCa8XhzHyYtM2EIUjmguc ZoUnXMNsXIXSblxp3qWjMdgCvsVcRJkPv3s2Vk+ttwAu/Jo8nFxr1sXJxPO+YJEg5J QNESIt+XSLsrpLt2KecQo8YzhWs+7L0GKNS1AmHJVnfhgoo+LkmQr8mlG8doxC+EBo l8pGVEaNl+k0Q== Received: by mail-ed1-f69.google.com with SMTP id z8-20020a056402274800b003f8580bfb99so189678edd.11 for ; Tue, 11 Jan 2022 12:18:15 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ufHVnFxvHXFMYI5zpuFbDKTqdJFzFRUr3a7SGQCX5b0=; b=x5LTjJ7aheLncQy68jWI3hDXVt6LMJ72XR6aiRHBkS8xX519VHtxzuiBu6MSOMMp/s ykC4DmNmUMUICuaew9ONTKOzT9GDogQLcsbF/4p7FKdosSa64T7DMrcOfefAB5NeWD5Q yk1ii2vJ7wgvsTXfg2YoBN9brujWCeGnO/VZdWKflvrd8KjfHJmgmr2VMaxqN2G25ItR 7Lg4vjmwG8yuIaX7b3yXwIdo6GzOLWu6IZhi7zgrpN4Q3NWpAIY11eB7h3lLiQvzb9Ms StHTKgi1jRgAzeViL96/w6AQObz2Ec6UPaPVYG9dEK8WP3RtvjpnVxQQilz4z1a6VN0S J31w== X-Gm-Message-State: AOAM533UNCjGXQixF+8T9IuibDuK9wtS4ygc+YWCA4ERR8LYkcWH0kqE 2NaeFglwwslI1lWEo8RXYcOy+Qysqe/a+e6RNnT1GeIw1P1kIgyTKlxmjR8Sr5Yq5bp/98zPhAK Jo71SBJjWBs8ARzLSbg8HjtJtBF9BRtapHSk/WLERKQ== X-Received: by 2002:a17:906:5585:: with SMTP id y5mr4834742ejp.390.1641932293097; Tue, 11 Jan 2022 12:18:13 -0800 (PST) X-Google-Smtp-Source: ABdhPJzoB/5QDPw5bQlf0pndtlV8v8e2IWhe8TmP3kJD6wmif/8LnmmDNP3r2cHO4hHGDPJDcgYaSg== X-Received: by 2002:a17:906:5585:: with SMTP id y5mr4834706ejp.390.1641932292650; Tue, 11 Jan 2022 12:18:12 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:12 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 16/28] ARM: dts: exynos: align pinctrl with dtschema in Exynos542x/5800 Date: Tue, 11 Jan 2022 21:17:10 +0100 Message-Id: <20220111201722.327219-10-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5420-arndale-octa.dts | 2 +- arch/arm/boot/dts/exynos5420-peach-pit.dts | 36 ++-- arch/arm/boot/dts/exynos5420-pinctrl.dtsi | 194 +++++++++--------- arch/arm/boot/dts/exynos5420-smdk5420.dts | 6 +- arch/arm/boot/dts/exynos5422-odroid-core.dtsi | 2 +- .../boot/dts/exynos5422-odroidxu3-common.dtsi | 6 +- arch/arm/boot/dts/exynos5800-peach-pi.dts | 36 ++-- 7 files changed, 141 insertions(+), 141 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420-arndale-octa.dts b/arch/arm/boot/= dts/exynos5420-arndale-octa.dts index dfc7f14f5772..327cf7105a35 100644 --- a/arch/arm/boot/dts/exynos5420-arndale-octa.dts +++ b/arch/arm/boot/dts/exynos5420-arndale-octa.dts @@ -808,7 +808,7 @@ &mmc_2 { }; =20 &pinctrl_0 { - s2mps11_irq: s2mps11-irq { + s2mps11_irq: s2mps11-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5420-peach-pit.dts b/arch/arm/boot/dts= /exynos5420-peach-pit.dts index e8819659081a..915878ee3ec6 100644 --- a/arch/arm/boot/dts/exynos5420-peach-pit.dts +++ b/arch/arm/boot/dts/exynos5420-peach-pit.dts @@ -774,14 +774,14 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&mask_tpm_reset>; =20 - wifi_en: wifi-en { + wifi_en: wifi-en-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max98090_irq: max98090-irq { + max98090_irq: max98090-irq-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -789,7 +789,7 @@ max98090_irq: max98090-irq { }; =20 /* We need GPX0_6 to be low at sleep time; just keep it low always */ - mask_tpm_reset: mask-tpm-reset { + mask_tpm_reset: mask-tpm-reset-pins { samsung,pins =3D "gpx0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -797,70 +797,70 @@ mask_tpm_reset: mask-tpm-reset { samsung,pin-val =3D <0>; }; =20 - tpm_irq: tpm-irq { + tpm_irq: tpm-irq-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - trackpad_irq: trackpad-irq { + trackpad_irq: trackpad-irq-pins { samsung,pins =3D "gpx1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tps65090_irq: tps65090-irq { + tps65090_irq: tps65090-irq-pins { samsung,pins =3D "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd_gpio: dp_hpd_gpio { + dp_hpd_gpio: dp-hpd-gpio-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max77802_irq: max77802-irq { + max77802_irq: max77802-irq-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_dvs_1: pmic-dvs-1 { + pmic_dvs_1: pmic-dvs-1-pins { samsung,pins =3D "gpy7-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -891,7 +891,7 @@ &sd1_cmd { }; =20 &pinctrl_2 { - pmic_dvs_2: pmic-dvs-2 { + pmic_dvs_2: pmic-dvs-2-pins { samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -907,28 +907,28 @@ &spi2_bus { =20 &pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ - ec_spi_cs: ec-spi-cs { + ec_spi_cs: ec-spi-cs-pins { samsung,pins =3D "gpb1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb300_vbus_en: usb300-vbus-en { + usb300_vbus_en: usb300-vbus-en-pins { samsung,pins =3D "gph0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb301_vbus_en: usb301-vbus-en { + usb301_vbus_en: usb301-vbus-en-pins { samsung,pins =3D "gph0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_selb: pmic-selb { + pmic_selb: pmic-selb-pins { samsung,pins =3D "gph0-2", "gph0-3", "gph0-4", "gph0-5", "gph0-6"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos5420-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5420-pinctrl.dtsi index b82af7c89654..546ba274f4e5 100644 --- a/arch/arm/boot/dts/exynos5420-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5420-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_0 { - gpy7: gpy7 { + gpy7: gpy7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -20,7 +20,7 @@ gpy7: gpy7 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -31,7 +31,7 @@ gpx0: gpx0 { <26 0>, <26 1>, <27 0>, <27 1>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -42,7 +42,7 @@ gpx1: gpx1 { <30 0>, <30 1>, <31 0>, <31 1>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -50,7 +50,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -58,14 +58,14 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - dp_hpd: dp_hpd { + dp_hpd: dp-hpd-pins { samsung,pins =3D "gpx0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -74,7 +74,7 @@ hdmi_cec: hdmi-cec { }; =20 &pinctrl_1 { - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -82,7 +82,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -90,7 +90,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -98,7 +98,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -106,7 +106,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpc4: gpc4 { + gpc4: gpc4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -114,7 +114,7 @@ gpc4: gpc4 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -122,175 +122,175 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-4", "gpc0-5", "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rclk: sd0-rclk { + sd0_rclk: sd0-rclk-pins { samsung,pins =3D "gpc0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpc1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpc1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_int: sd1-int { + sd1_int: sd1-int-pins { samsung,pins =3D "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpc1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpc1-4", "gpc1-5", "gpc1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpd1-4", "gpd1-5", "gpd1-6", "gpd1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_wp: sd2-wp { + sd2_wp: sd2-wp-pins { samsung,pins =3D "gpc4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -299,7 +299,7 @@ sd2_wp: sd2-wp { }; =20 &pinctrl_2 { - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -307,7 +307,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -315,7 +315,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -323,7 +323,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -331,7 +331,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -339,7 +339,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -347,7 +347,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -355,7 +355,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpj4: gpj4 { + gpj4: gpj4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -363,7 +363,7 @@ gpj4: gpj4 { #interrupt-cells =3D <2>; }; =20 - cam_gpio_a: cam-gpio-a { + cam_gpio_a: cam-gpio-a-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1"; @@ -372,7 +372,7 @@ cam_gpio_a: cam-gpio-a { samsung,pin-drv =3D ; }; =20 - cam_gpio_b: cam-gpio-b { + cam_gpio_b: cam-gpio-b-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; @@ -380,42 +380,42 @@ cam_gpio_b: cam-gpio-b { samsung,pin-drv =3D ; }; =20 - cam_i2c2_bus: cam-i2c2-bus { + cam_i2c2_bus: cam-i2c2-bus-pins { samsung,pins =3D "gpf0-4", "gpf0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi1_bus: cam-spi1-bus { + cam_spi1_bus: cam-spi1-bus-pins { samsung,pins =3D "gpe0-4", "gpe0-5", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c1_bus: cam-i2c1-bus { + cam_i2c1_bus: cam-i2c1-bus-pins { samsung,pins =3D "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c0_bus: cam-i2c0-bus { + cam_i2c0_bus: cam-i2c0-bus-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi0_bus: cam-spi0-bus { + cam_spi0_bus: cam-spi0-bus-pins { samsung,pins =3D "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_bayrgb_bus: cam-bayrgb-bus { + cam_bayrgb_bus: cam-bayrgb-bus-pins { samsung,pins =3D "gpg0-0", "gpg0-1", "gpg0-2", "gpg0-3", "gpg0-4", "gpg0-5", "gpg0-6", "gpg0-7", "gpg1-0", "gpg1-1", "gpg1-2", "gpg1-3", @@ -428,7 +428,7 @@ cam_bayrgb_bus: cam-bayrgb-bus { }; =20 &pinctrl_3 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -436,7 +436,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -444,7 +444,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -452,7 +452,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -460,7 +460,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +468,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +476,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +484,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpb4: gpb4 { + gpb4: gpb4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,7 +492,7 @@ gpb4: gpb4 { #interrupt-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -500,98 +500,98 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1", "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpa2-4", "gpa2-6", "gpa2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_hs_bus: i2c4-hs-bus { + i2c4_hs_bus: i2c4-hs-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_hs_bus: i2c5-hs-bus { + i2c5_hs_bus: i2c5-hs-bus-pins { samsung,pins =3D "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -599,7 +599,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -607,7 +607,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -615,7 +615,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -623,91 +623,91 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpb1-1", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_hs_bus: i2c6-hs-bus { + i2c6_hs_bus: i2c6-hs-bus-pins { samsung,pins =3D "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpb2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpb2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpb2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_hs_bus: i2c7-hs-bus { + i2c7_hs_bus: i2c7-hs-bus-pins { samsung,pins =3D "gpb2-2", "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c8_hs_bus: i2c8-hs-bus { + i2c8_hs_bus: i2c8-hs-bus-pins { samsung,pins =3D "gpb3-4", "gpb3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c9_hs_bus: i2c9-hs-bus { + i2c9_hs_bus: i2c9-hs-bus-pins { samsung,pins =3D "gpb3-6", "gpb3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c10_hs_bus: i2c10-hs-bus { + i2c10_hs_bus: i2c10-hs-bus-pins { samsung,pins =3D "gpb4-0", "gpb4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -716,7 +716,7 @@ i2c10_hs_bus: i2c10-hs-bus { }; =20 &pinctrl_4 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -724,7 +724,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos5420-smdk5420.dts b/arch/arm/boot/dts/= exynos5420-smdk5420.dts index a4f0e3ffedbd..b8b1418d36e3 100644 --- a/arch/arm/boot/dts/exynos5420-smdk5420.dts +++ b/arch/arm/boot/dts/exynos5420-smdk5420.dts @@ -377,7 +377,7 @@ &mmc_2 { }; =20 &pinctrl_0 { - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -386,14 +386,14 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_2 { - usb300_vbus_en: usb300-vbus-en { + usb300_vbus_en: usb300-vbus-en-pins { samsung,pins =3D "gpg0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb301_vbus_en: usb301-vbus-en { + usb301_vbus_en: usb301-vbus-en-pins { samsung,pins =3D "gpg1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi b/arch/arm/boot/= dts/exynos5422-odroid-core.dtsi index e7958dbecfd2..24c428b84192 100644 --- a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi +++ b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi @@ -999,7 +999,7 @@ &nocp_mem1_1 { }; =20 &pinctrl_0 { - s2mps11_irq: s2mps11-irq { + s2mps11_irq: s2mps11-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi b/arch/arm/= boot/dts/exynos5422-odroidxu3-common.dtsi index e35af40a55cb..a6961ff24030 100644 --- a/arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi +++ b/arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi @@ -480,14 +480,14 @@ &mmc_0 { }; =20 &pinctrl_0 { - power_key: power-key { + power_key: power-key-pins { samsung,pins =3D "gpx0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -496,7 +496,7 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_1 { - emmc_nrst_pin: emmc-nrst { + emmc_nrst_pin: emmc-nrst-pins { samsung,pins =3D "gpd1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/= exynos5800-peach-pi.dts index eca805b83816..3bc40840573f 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -756,14 +756,14 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&mask_tpm_reset>; =20 - wifi_en: wifi-en { + wifi_en: wifi-en-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max98091_irq: max98091-irq { + max98091_irq: max98091-irq-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -771,7 +771,7 @@ max98091_irq: max98091-irq { }; =20 /* We need GPX0_6 to be low at sleep time; just keep it low always */ - mask_tpm_reset: mask-tpm-reset { + mask_tpm_reset: mask-tpm-reset-pins { samsung,pins =3D "gpx0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -779,70 +779,70 @@ mask_tpm_reset: mask-tpm-reset { samsung,pin-val =3D <0>; }; =20 - tpm_irq: tpm-irq { + tpm_irq: tpm-irq-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - trackpad_irq: trackpad-irq { + trackpad_irq: trackpad-irq-pins { samsung,pins =3D "gpx1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tps65090_irq: tps65090-irq { + tps65090_irq: tps65090-irq-pins { samsung,pins =3D "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd_gpio: dp_hpd_gpio { + dp_hpd_gpio: dp-hpd-gpio-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max77802_irq: max77802-irq { + max77802_irq: max77802-irq-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_dvs_1: pmic-dvs-1 { + pmic_dvs_1: pmic-dvs-1-pins { samsung,pins =3D "gpy7-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -873,7 +873,7 @@ &sd1_cmd { }; =20 &pinctrl_2 { - pmic_dvs_2: pmic-dvs-2 { + pmic_dvs_2: pmic-dvs-2-pins { samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -889,28 +889,28 @@ &spi2_bus { =20 &pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ - ec_spi_cs: ec-spi-cs { + ec_spi_cs: ec-spi-cs-pins { samsung,pins =3D "gpb1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb300_vbus_en: usb300-vbus-en { + usb300_vbus_en: usb300-vbus-en-pins { samsung,pins =3D "gph0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb301_vbus_en: usb301-vbus-en { + usb301_vbus_en: usb301-vbus-en-pins { samsung,pins =3D "gph0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_selb: pmic-selb { + pmic_selb: pmic-selb-pins { samsung,pins =3D "gph0-2", "gph0-3", "gph0-4", "gph0-5", "gph0-6"; samsung,pin-function =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 12896C433EF for ; Tue, 11 Jan 2022 20:18:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346570AbiAKUSc (ORCPT ); Tue, 11 Jan 2022 15:18:32 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38264 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345893AbiAKUSR (ORCPT ); Tue, 11 Jan 2022 15:18:17 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 2D9473F198 for ; Tue, 11 Jan 2022 20:18:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932295; bh=Iis1HmOcjBti5vv6mBFp24TnjDjgl1zjvIzDTXKgLsU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=U1eogKG/QlLuqg+MGfBuqbckhY6zMcFwa1wn93jyS+uFLanRbbMc2Cf967uQIT/2h yRIiGMlhK10IhgUMLBeA6XnU/E3kRvnHYAYWnLig9Vr0ZL6jYO8vdeYeoFvPGYTHh+ UxKjPpx9P39Eu+0jjnDaTTXQwvPWrn3i1zh5SAUQAHOtxgnKc5j2YydTqVKZTo38pk hy073x5MDZlYkMeIn4GF09yVHwECkJRLEyTKpKZH8GZB8T+nZ6aypwLZ8J5lQ2tcby 2n10uaiNIU+AQm4wRB8don4p0HyhXmMhUGLvJuSBiiTOFBvgDpf82Utt6ptC2Ysw+h Gv+VFHj0xnCcQ== Received: by mail-ed1-f72.google.com with SMTP id z10-20020a05640235ca00b003f8efab3342so218814edc.2 for ; Tue, 11 Jan 2022 12:18:15 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Iis1HmOcjBti5vv6mBFp24TnjDjgl1zjvIzDTXKgLsU=; b=QJ6H+InAp1hHyNkkF75S5y2JnBSccWsSYDY7AsguPt3NmKFg3wf16fBG+kEN3HtnZQ O/+5qLMK6brxPhrfE+eN1RSfH5FUyRZgPI25T5LvZuIYwwvXeS1dJ3zSRsX8TFJvYJ/U QVfFlsDwSQI/gcjqtH4LbnY6rMJXDMS3jxDtFYuBzhA2DCHn0CWJRFqLAUpC0XTTw8lg f/cISzWLQbV8o50UQBXiNYgrqMtuY0O06B54MQQHQ6yA1w+/eMO213FtCc3kgrwUJmEc EDv9K4lU6ZoS0z5xPygDPhRPePbqWIubgJlRqbWrfwdfad6umh7dlZi6Y9qSInewiL1K OEqg== X-Gm-Message-State: AOAM533F83YRdgZpwR4S/t9uMHz/KJvBsAUnNibxDTrfk+VLZlYAhVzt 09qzpVmzTEiyFtFZuIEsRbS7D2u80nhG9T7Xy2PvYEieSxUREEzBdrdz6VHH7RDPp1NIrosHU9I FMtBepsatS5z81pk0lyVm/z2/kZYf+Sn4fBVIAW6cAQ== X-Received: by 2002:a50:eb90:: with SMTP id y16mr5786706edr.161.1641932294184; Tue, 11 Jan 2022 12:18:14 -0800 (PST) X-Google-Smtp-Source: ABdhPJw3a+xa0fBQJOWRVf+Rf4EXiM25Yg/pnL5IoTrFVO2Ul+XayJyfobE3kEAG9BDCqFZGxGEhjQ== X-Received: by 2002:a50:eb90:: with SMTP id y16mr5786670edr.161.1641932293706; Tue, 11 Jan 2022 12:18:13 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:13 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 17/28] arm64: dts: exynos: align pinctrl with dtschema in Exynos5433 Date: Tue, 11 Jan 2022 21:17:11 +0100 Message-Id: <20220111201722.327219-11-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. The macros used to define pin configuration do not work well with node name suffix "-pin" or prefix "pin-", so level of indirection via second macro is needed. For similar reason pcie-wlanen has to stop using the macro. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynos5433-pinctrl.dtsi | 211 +++++++------- .../dts/exynos/exynos5433-tm2-common.dtsi | 259 +++++++++--------- 2 files changed, 241 insertions(+), 229 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos5433-pinctrl.dtsi b/arch/arm6= 4/boot/dts/exynos/exynos5433-pinctrl.dtsi index 32a6518517e5..4b46af3e164d 100644 --- a/arch/arm64/boot/dts/exynos/exynos5433-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos5433-pinctrl.dtsi @@ -11,16 +11,25 @@ =20 #include =20 -#define PIN(_func, _pin, _pull, _drv) \ - _pin { \ +#define PIN(_pin, _func, _pull, _drv) \ + pin- ## _pin { \ samsung,pins =3D #_pin; \ samsung,pin-function =3D ; \ samsung,pin-pud =3D ; \ samsung,pin-drv =3D ; \ } =20 +#define PIN_IN(_pin, _pull, _drv) \ + PIN(_pin, INPUT, _pull, _drv) + +#define PIN_OT(_pin, _pull, _drv) \ + PIN(_pin, OUTPUT, _pull, _drv) + +#define PIN_F2(_pin, _pull, _drv) \ + PIN(_pin, 2, _pull, _drv) + &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -37,7 +46,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -54,7 +63,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -62,7 +71,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpa3: gpa3 { + gpa3: gpa3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -70,7 +79,7 @@ gpa3: gpa3 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -78,7 +87,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -86,7 +95,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -94,7 +103,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpf4: gpf4 { + gpf4: gpf4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -102,7 +111,7 @@ gpf4: gpf4 { #interrupt-cells =3D <2>; }; =20 - gpf5: gpf5 { + gpf5: gpf5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -112,7 +121,7 @@ gpf5: gpf5 { }; =20 &pinctrl_aud { - gpz0: gpz0 { + gpz0: gpz0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -120,7 +129,7 @@ gpz0: gpz0 { #interrupt-cells =3D <2>; }; =20 - gpz1: gpz1 { + gpz1: gpz1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -128,7 +137,7 @@ gpz1: gpz1 { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz0-0", "gpz0-1", "gpz0-2", "gpz0-3", "gpz0-4", "gpz0-5", "gpz0-6"; samsung,pin-function =3D ; @@ -136,14 +145,14 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpz1-0", "gpz1-1", "gpz1-2", "gpz1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_aud_bus: uart-aud-bus { + uart_aud_bus: uart-aud-bus-pins { samsung,pins =3D "gpz1-3", "gpz1-2", "gpz1-1", "gpz1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -152,7 +161,7 @@ uart_aud_bus: uart-aud-bus { }; =20 &pinctrl_cpif { - gpv6: gpv6 { + gpv6: gpv6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -162,7 +171,7 @@ gpv6: gpv6 { }; =20 &pinctrl_ese { - gpj2: gpj2 { + gpj2: gpj2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -172,7 +181,7 @@ gpj2: gpj2 { }; =20 &pinctrl_finger { - gpd5: gpd5 { + gpd5: gpd5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -180,14 +189,14 @@ gpd5: gpd5 { #interrupt-cells =3D <2>; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpd5-0", "gpd5-2", "gpd5-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c6_bus: hs-i2c6-bus { + hs_i2c6_bus: hs-i2c6-bus-pins { samsung,pins =3D "gpd5-3", "gpd5-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -196,7 +205,7 @@ hs_i2c6_bus: hs-i2c6-bus { }; =20 &pinctrl_fsys { - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -204,7 +213,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gpr4: gpr4 { + gpr4: gpr4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -212,7 +221,7 @@ gpr4: gpr4 { #interrupt-cells =3D <2>; }; =20 - gpr0: gpr0 { + gpr0: gpr0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -220,7 +229,7 @@ gpr0: gpr0 { #interrupt-cells =3D <2>; }; =20 - gpr1: gpr1 { + gpr1: gpr1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -228,7 +237,7 @@ gpr1: gpr1 { #interrupt-cells =3D <2>; }; =20 - gpr2: gpr2 { + gpr2: gpr2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -236,7 +245,7 @@ gpr2: gpr2 { #interrupt-cells =3D <2>; }; =20 - gpr3: gpr3 { + gpr3: gpr3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -244,139 +253,139 @@ gpr3: gpr3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpr0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpr0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rdqs: sd0-rdqs { + sd0_rdqs: sd0-rdqs-pins { samsung,pins =3D "gpr0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_qrdy: sd0-qrdy { + sd0_qrdy: sd0-qrdy-pins { samsung,pins =3D "gpr0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpr1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpr1-1", "gpr1-2", "gpr1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpr1-4", "gpr1-5", "gpr1-6", "gpr1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpr2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpr2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpr3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpr3-1", "gpr3-2", "gpr3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpr3-4", "gpr3-5", "gpr3-6", "gpr3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pcie_bus: pcie_bus { + pcie_bus: pcie-bus-pins { samsung,pins =3D "gpr3-4", "gpr3-5", "gpr3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpr4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpr4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpr4-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpr4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpr4-4", "gpr4-5", "gpr4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk_output: sd2-clk-output { + sd2_clk_output: sd2-clk-output-pins { samsung,pins =3D "gpr4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd_output: sd2-cmd-output { + sd2_cmd_output: sd2-cmd-output-pins { samsung,pins =3D "gpr4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -385,7 +394,7 @@ sd2_cmd_output: sd2-cmd-output { }; =20 &pinctrl_imem { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -395,7 +404,7 @@ gpf0: gpf0 { }; =20 &pinctrl_nfc { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -403,7 +412,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - hs_i2c4_bus: hs-i2c4-bus { + hs_i2c4_bus: hs-i2c4-bus-pins { samsung,pins =3D "gpj0-1", "gpj0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -412,7 +421,7 @@ hs_i2c4_bus: hs-i2c4-bus { }; =20 &pinctrl_peric { - gpv7: gpv7 { + gpv7: gpv7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -420,7 +429,7 @@ gpv7: gpv7 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -428,7 +437,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -436,7 +445,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -444,7 +453,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -452,7 +461,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -460,7 +469,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +477,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +485,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +493,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpd2: gpd2 { + gpd2: gpd2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,7 +501,7 @@ gpd2: gpd2 { #interrupt-cells =3D <2>; }; =20 - gpd4: gpd4 { + gpd4: gpd4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -500,7 +509,7 @@ gpd4: gpd4 { #interrupt-cells =3D <2>; }; =20 - gpd8: gpd8 { + gpd8: gpd8-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -508,7 +517,7 @@ gpd8: gpd8 { #interrupt-cells =3D <2>; }; =20 - gpd6: gpd6 { + gpd6: gpd6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -516,7 +525,7 @@ gpd6: gpd6 { #interrupt-cells =3D <2>; }; =20 - gpd7: gpd7 { + gpd7: gpd7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -524,7 +533,7 @@ gpd7: gpd7 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -532,7 +541,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -540,7 +549,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -548,21 +557,21 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - hs_i2c8_bus: hs-i2c8-bus { + hs_i2c8_bus: hs-i2c8-bus-pins { samsung,pins =3D "gpb0-1", "gpb0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c9_bus: hs-i2c9-bus { + hs_i2c9_bus: hs-i2c9-bus-pins { samsung,pins =3D "gpb0-3", "gpb0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpd4-0", "gpd4-1", "gpd4-2", "gpd4-3", "gpd4-4"; samsung,pin-function =3D ; @@ -570,7 +579,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpd4-0", "gpd4-1", "gpd4-2", "gpd4-3", "gpd4-4"; samsung,pin-function =3D ; @@ -578,193 +587,193 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpd4-3", "gpd4-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_spi_pin0: fimc-is-spi-pin0 { + fimc_is_spi_pin0: fimc-is-spi-pin0-pins { samsung,pins =3D "gpc3-3", "gpc3-2", "gpc3-1", "gpc3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_spi_pin1: fimc-is-spi-pin1 { + fimc_is_spi_pin1: fimc-is-spi-pin1-pins { samsung,pins =3D "gpc3-7", "gpc3-6", "gpc3-5", "gpc3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_bus: uart0-bus { + uart0_bus: uart0-bus-pins { samsung,pins =3D "gpd0-3", "gpd0-2", "gpd0-1", "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - hs_i2c2_bus: hs-i2c2-bus { + hs_i2c2_bus: hs-i2c2-bus-pins { samsung,pins =3D "gpd0-3", "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_bus: uart2-bus { + uart2_bus: uart2-bus-pins { samsung,pins =3D "gpd1-5", "gpd1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart1_bus: uart1-bus { + uart1_bus: uart1-bus-pins { samsung,pins =3D "gpd1-3", "gpd1-2", "gpd1-1", "gpd1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - hs_i2c3_bus: hs-i2c3-bus { + hs_i2c3_bus: hs-i2c3-bus-pins { samsung,pins =3D "gpd1-3", "gpd1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c0_bus: hs-i2c0-bus { + hs_i2c0_bus: hs-i2c0-bus-pins { samsung,pins =3D "gpd2-1", "gpd2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c1_bus: hs-i2c1-bus { + hs_i2c1_bus: hs-i2c1-bus-pins { samsung,pins =3D "gpd2-3", "gpd2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpd6-2", "gpd6-4", "gpd6-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c7_bus: hs-i2c7-bus { + hs_i2c7_bus: hs-i2c7-bus-pins { samsung,pins =3D "gpd2-7", "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpd8-0", "gpd6-0", "gpd6-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c10_bus: hs-i2c10-bus { + hs_i2c10_bus: hs-i2c10-bus-pins { samsung,pins =3D "gpg3-1", "gpg3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c11_bus: hs-i2c11-bus { + hs_i2c11_bus: hs-i2c11-bus-pins { samsung,pins =3D "gpg3-3", "gpg3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi3_bus: spi3-bus { + spi3_bus: spi3-bus-pins { samsung,pins =3D "gpg3-4", "gpg3-6", "gpg3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi4_bus: spi4-bus { + spi4_bus: spi4-bus-pins { samsung,pins =3D "gpv7-1", "gpv7-3", "gpv7-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_uart: fimc-is-uart { + fimc_is_uart: fimc-is-uart-pins { samsung,pins =3D "gpc1-1", "gpc0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch0_i2c: fimc-is-ch0_i2c { + fimc_is_ch0_i2c: fimc-is-ch0-i2c-pins { samsung,pins =3D "gpc2-1", "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch0_mclk: fimc-is-ch0_mclk { + fimc_is_ch0_mclk: fimc-is-ch0-mclk-pins { samsung,pins =3D "gpd7-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch1_i2c: fimc-is-ch1-i2c { + fimc_is_ch1_i2c: fimc-is-ch1-i2c-pins { samsung,pins =3D "gpc2-3", "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch1_mclk: fimc-is-ch1-mclk { + fimc_is_ch1_mclk: fimc-is-ch1-mclk-pins { samsung,pins =3D "gpd7-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch2_i2c: fimc-is-ch2-i2c { + fimc_is_ch2_i2c: fimc-is-ch2-i2c-pins { samsung,pins =3D "gpc2-5", "gpc2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch2_mclk: fimc-is-ch2-mclk { + fimc_is_ch2_mclk: fimc-is-ch2-mclk-pins { samsung,pins =3D "gpd7-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -773,7 +782,7 @@ fimc_is_ch2_mclk: fimc-is-ch2-mclk { }; =20 &pinctrl_touch { - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -781,7 +790,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - hs_i2c5_bus: hs-i2c5-bus { + hs_i2c5_bus: hs-i2c5-bus-pins { samsung,pins =3D "gpj1-1", "gpj1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi b/arch/a= rm64/boot/dts/exynos/exynos5433-tm2-common.dtsi index cbcc01a66aab..be1b6b7da059 100644 --- a/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi @@ -1011,80 +1011,80 @@ &pinctrl_alive { pinctrl-0 =3D <&initial_alive>; =20 initial_alive: initial-state { - PIN(INPUT, gpa0-0, DOWN, FAST_SR1); - PIN(INPUT, gpa0-1, NONE, FAST_SR1); - PIN(INPUT, gpa0-2, DOWN, FAST_SR1); - PIN(INPUT, gpa0-3, NONE, FAST_SR1); - PIN(INPUT, gpa0-4, NONE, FAST_SR1); - PIN(INPUT, gpa0-5, DOWN, FAST_SR1); - PIN(INPUT, gpa0-6, NONE, FAST_SR1); - PIN(INPUT, gpa0-7, NONE, FAST_SR1); - - PIN(INPUT, gpa1-0, UP, FAST_SR1); - PIN(INPUT, gpa1-1, UP, FAST_SR1); - PIN(INPUT, gpa1-2, NONE, FAST_SR1); - PIN(INPUT, gpa1-3, DOWN, FAST_SR1); - PIN(INPUT, gpa1-4, DOWN, FAST_SR1); - PIN(INPUT, gpa1-5, NONE, FAST_SR1); - PIN(INPUT, gpa1-6, NONE, FAST_SR1); - PIN(INPUT, gpa1-7, NONE, FAST_SR1); - - PIN(INPUT, gpa2-0, NONE, FAST_SR1); - PIN(INPUT, gpa2-1, NONE, FAST_SR1); - PIN(INPUT, gpa2-2, NONE, FAST_SR1); - PIN(INPUT, gpa2-3, DOWN, FAST_SR1); - PIN(INPUT, gpa2-4, NONE, FAST_SR1); - PIN(INPUT, gpa2-5, DOWN, FAST_SR1); - PIN(INPUT, gpa2-6, DOWN, FAST_SR1); - PIN(INPUT, gpa2-7, NONE, FAST_SR1); - - PIN(INPUT, gpa3-0, DOWN, FAST_SR1); - PIN(INPUT, gpa3-1, DOWN, FAST_SR1); - PIN(INPUT, gpa3-2, NONE, FAST_SR1); - PIN(INPUT, gpa3-3, DOWN, FAST_SR1); - PIN(INPUT, gpa3-4, NONE, FAST_SR1); - PIN(INPUT, gpa3-5, DOWN, FAST_SR1); - PIN(INPUT, gpa3-6, DOWN, FAST_SR1); - PIN(INPUT, gpa3-7, DOWN, FAST_SR1); - - PIN(INPUT, gpf1-0, NONE, FAST_SR1); - PIN(INPUT, gpf1-1, NONE, FAST_SR1); - PIN(INPUT, gpf1-2, DOWN, FAST_SR1); - PIN(INPUT, gpf1-4, UP, FAST_SR1); - PIN(OUTPUT, gpf1-5, NONE, FAST_SR1); - PIN(INPUT, gpf1-6, DOWN, FAST_SR1); - PIN(INPUT, gpf1-7, DOWN, FAST_SR1); - - PIN(INPUT, gpf2-0, DOWN, FAST_SR1); - PIN(INPUT, gpf2-1, DOWN, FAST_SR1); - PIN(INPUT, gpf2-2, DOWN, FAST_SR1); - PIN(INPUT, gpf2-3, DOWN, FAST_SR1); - - PIN(INPUT, gpf3-0, DOWN, FAST_SR1); - PIN(INPUT, gpf3-1, DOWN, FAST_SR1); - PIN(INPUT, gpf3-2, NONE, FAST_SR1); - PIN(INPUT, gpf3-3, DOWN, FAST_SR1); - - PIN(INPUT, gpf4-0, DOWN, FAST_SR1); - PIN(INPUT, gpf4-1, DOWN, FAST_SR1); - PIN(INPUT, gpf4-2, DOWN, FAST_SR1); - PIN(INPUT, gpf4-3, DOWN, FAST_SR1); - PIN(INPUT, gpf4-4, DOWN, FAST_SR1); - PIN(INPUT, gpf4-5, DOWN, FAST_SR1); - PIN(INPUT, gpf4-6, DOWN, FAST_SR1); - PIN(INPUT, gpf4-7, DOWN, FAST_SR1); - - PIN(INPUT, gpf5-0, DOWN, FAST_SR1); - PIN(INPUT, gpf5-1, DOWN, FAST_SR1); - PIN(INPUT, gpf5-2, DOWN, FAST_SR1); - PIN(INPUT, gpf5-3, DOWN, FAST_SR1); - PIN(OUTPUT, gpf5-4, NONE, FAST_SR1); - PIN(INPUT, gpf5-5, DOWN, FAST_SR1); - PIN(INPUT, gpf5-6, DOWN, FAST_SR1); - PIN(INPUT, gpf5-7, DOWN, FAST_SR1); + PIN_IN(gpa0-0, DOWN, FAST_SR1); + PIN_IN(gpa0-1, NONE, FAST_SR1); + PIN_IN(gpa0-2, DOWN, FAST_SR1); + PIN_IN(gpa0-3, NONE, FAST_SR1); + PIN_IN(gpa0-4, NONE, FAST_SR1); + PIN_IN(gpa0-5, DOWN, FAST_SR1); + PIN_IN(gpa0-6, NONE, FAST_SR1); + PIN_IN(gpa0-7, NONE, FAST_SR1); + + PIN_IN(gpa1-0, UP, FAST_SR1); + PIN_IN(gpa1-1, UP, FAST_SR1); + PIN_IN(gpa1-2, NONE, FAST_SR1); + PIN_IN(gpa1-3, DOWN, FAST_SR1); + PIN_IN(gpa1-4, DOWN, FAST_SR1); + PIN_IN(gpa1-5, NONE, FAST_SR1); + PIN_IN(gpa1-6, NONE, FAST_SR1); + PIN_IN(gpa1-7, NONE, FAST_SR1); + + PIN_IN(gpa2-0, NONE, FAST_SR1); + PIN_IN(gpa2-1, NONE, FAST_SR1); + PIN_IN(gpa2-2, NONE, FAST_SR1); + PIN_IN(gpa2-3, DOWN, FAST_SR1); + PIN_IN(gpa2-4, NONE, FAST_SR1); + PIN_IN(gpa2-5, DOWN, FAST_SR1); + PIN_IN(gpa2-6, DOWN, FAST_SR1); + PIN_IN(gpa2-7, NONE, FAST_SR1); + + PIN_IN(gpa3-0, DOWN, FAST_SR1); + PIN_IN(gpa3-1, DOWN, FAST_SR1); + PIN_IN(gpa3-2, NONE, FAST_SR1); + PIN_IN(gpa3-3, DOWN, FAST_SR1); + PIN_IN(gpa3-4, NONE, FAST_SR1); + PIN_IN(gpa3-5, DOWN, FAST_SR1); + PIN_IN(gpa3-6, DOWN, FAST_SR1); + PIN_IN(gpa3-7, DOWN, FAST_SR1); + + PIN_IN(gpf1-0, NONE, FAST_SR1); + PIN_IN(gpf1-1, NONE, FAST_SR1); + PIN_IN(gpf1-2, DOWN, FAST_SR1); + PIN_IN(gpf1-4, UP, FAST_SR1); + PIN_OT(gpf1-5, NONE, FAST_SR1); + PIN_IN(gpf1-6, DOWN, FAST_SR1); + PIN_IN(gpf1-7, DOWN, FAST_SR1); + + PIN_IN(gpf2-0, DOWN, FAST_SR1); + PIN_IN(gpf2-1, DOWN, FAST_SR1); + PIN_IN(gpf2-2, DOWN, FAST_SR1); + PIN_IN(gpf2-3, DOWN, FAST_SR1); + + PIN_IN(gpf3-0, DOWN, FAST_SR1); + PIN_IN(gpf3-1, DOWN, FAST_SR1); + PIN_IN(gpf3-2, NONE, FAST_SR1); + PIN_IN(gpf3-3, DOWN, FAST_SR1); + + PIN_IN(gpf4-0, DOWN, FAST_SR1); + PIN_IN(gpf4-1, DOWN, FAST_SR1); + PIN_IN(gpf4-2, DOWN, FAST_SR1); + PIN_IN(gpf4-3, DOWN, FAST_SR1); + PIN_IN(gpf4-4, DOWN, FAST_SR1); + PIN_IN(gpf4-5, DOWN, FAST_SR1); + PIN_IN(gpf4-6, DOWN, FAST_SR1); + PIN_IN(gpf4-7, DOWN, FAST_SR1); + + PIN_IN(gpf5-0, DOWN, FAST_SR1); + PIN_IN(gpf5-1, DOWN, FAST_SR1); + PIN_IN(gpf5-2, DOWN, FAST_SR1); + PIN_IN(gpf5-3, DOWN, FAST_SR1); + PIN_OT(gpf5-4, NONE, FAST_SR1); + PIN_IN(gpf5-5, DOWN, FAST_SR1); + PIN_IN(gpf5-6, DOWN, FAST_SR1); + PIN_IN(gpf5-7, DOWN, FAST_SR1); }; =20 - te_irq: te-irq { + te_irq: te-irq-pins { samsung,pins =3D "gpf1-3"; samsung,pin-function =3D <0xf>; }; @@ -1095,8 +1095,8 @@ &pinctrl_cpif { pinctrl-0 =3D <&initial_cpif>; =20 initial_cpif: initial-state { - PIN(INPUT, gpv6-0, DOWN, FAST_SR1); - PIN(INPUT, gpv6-1, DOWN, FAST_SR1); + PIN_IN(gpv6-0, DOWN, FAST_SR1); + PIN_IN(gpv6-1, DOWN, FAST_SR1); }; }; =20 @@ -1104,13 +1104,16 @@ &pinctrl_ese { pinctrl-names =3D "default"; pinctrl-0 =3D <&initial_ese>; =20 - pcie_wlanen: pcie-wlanen { - PIN(INPUT, gpj2-0, UP, FAST_SR4); + pcie_wlanen: pcie-wlanen-pins { + samsung,pins =3D "gpj2-0"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; }; =20 initial_ese: initial-state { - PIN(INPUT, gpj2-1, DOWN, FAST_SR1); - PIN(INPUT, gpj2-2, DOWN, FAST_SR1); + PIN_IN(gpj2-1, DOWN, FAST_SR1); + PIN_IN(gpj2-2, DOWN, FAST_SR1); }; }; =20 @@ -1119,11 +1122,11 @@ &pinctrl_fsys { pinctrl-0 =3D <&initial_fsys>; =20 initial_fsys: initial-state { - PIN(INPUT, gpr3-0, NONE, FAST_SR1); - PIN(INPUT, gpr3-1, DOWN, FAST_SR1); - PIN(INPUT, gpr3-2, DOWN, FAST_SR1); - PIN(INPUT, gpr3-3, DOWN, FAST_SR1); - PIN(INPUT, gpr3-7, NONE, FAST_SR1); + PIN_IN(gpr3-0, NONE, FAST_SR1); + PIN_IN(gpr3-1, DOWN, FAST_SR1); + PIN_IN(gpr3-2, DOWN, FAST_SR1); + PIN_IN(gpr3-3, DOWN, FAST_SR1); + PIN_IN(gpr3-7, NONE, FAST_SR1); }; }; =20 @@ -1132,14 +1135,14 @@ &pinctrl_imem { pinctrl-0 =3D <&initial_imem>; =20 initial_imem: initial-state { - PIN(INPUT, gpf0-0, UP, FAST_SR1); - PIN(INPUT, gpf0-1, UP, FAST_SR1); - PIN(INPUT, gpf0-2, DOWN, FAST_SR1); - PIN(INPUT, gpf0-3, UP, FAST_SR1); - PIN(INPUT, gpf0-4, DOWN, FAST_SR1); - PIN(INPUT, gpf0-5, NONE, FAST_SR1); - PIN(INPUT, gpf0-6, DOWN, FAST_SR1); - PIN(INPUT, gpf0-7, UP, FAST_SR1); + PIN_IN(gpf0-0, UP, FAST_SR1); + PIN_IN(gpf0-1, UP, FAST_SR1); + PIN_IN(gpf0-2, DOWN, FAST_SR1); + PIN_IN(gpf0-3, UP, FAST_SR1); + PIN_IN(gpf0-4, DOWN, FAST_SR1); + PIN_IN(gpf0-5, NONE, FAST_SR1); + PIN_IN(gpf0-6, DOWN, FAST_SR1); + PIN_IN(gpf0-7, UP, FAST_SR1); }; }; =20 @@ -1148,7 +1151,7 @@ &pinctrl_nfc { pinctrl-0 =3D <&initial_nfc>; =20 initial_nfc: initial-state { - PIN(INPUT, gpj0-2, DOWN, FAST_SR1); + PIN_IN(gpj0-2, DOWN, FAST_SR1); }; }; =20 @@ -1157,53 +1160,53 @@ &pinctrl_peric { pinctrl-0 =3D <&initial_peric>; =20 initial_peric: initial-state { - PIN(INPUT, gpv7-0, DOWN, FAST_SR1); - PIN(INPUT, gpv7-1, DOWN, FAST_SR1); - PIN(INPUT, gpv7-2, NONE, FAST_SR1); - PIN(INPUT, gpv7-3, DOWN, FAST_SR1); - PIN(INPUT, gpv7-4, DOWN, FAST_SR1); - PIN(INPUT, gpv7-5, DOWN, FAST_SR1); + PIN_IN(gpv7-0, DOWN, FAST_SR1); + PIN_IN(gpv7-1, DOWN, FAST_SR1); + PIN_IN(gpv7-2, NONE, FAST_SR1); + PIN_IN(gpv7-3, DOWN, FAST_SR1); + PIN_IN(gpv7-4, DOWN, FAST_SR1); + PIN_IN(gpv7-5, DOWN, FAST_SR1); =20 - PIN(INPUT, gpb0-4, DOWN, FAST_SR1); + PIN_IN(gpb0-4, DOWN, FAST_SR1); =20 - PIN(INPUT, gpc0-2, DOWN, FAST_SR1); - PIN(INPUT, gpc0-5, DOWN, FAST_SR1); - PIN(INPUT, gpc0-7, DOWN, FAST_SR1); + PIN_IN(gpc0-2, DOWN, FAST_SR1); + PIN_IN(gpc0-5, DOWN, FAST_SR1); + PIN_IN(gpc0-7, DOWN, FAST_SR1); =20 - PIN(INPUT, gpc1-1, DOWN, FAST_SR1); + PIN_IN(gpc1-1, DOWN, FAST_SR1); =20 - PIN(INPUT, gpc3-4, NONE, FAST_SR1); - PIN(INPUT, gpc3-5, NONE, FAST_SR1); - PIN(INPUT, gpc3-6, NONE, FAST_SR1); - PIN(INPUT, gpc3-7, NONE, FAST_SR1); + PIN_IN(gpc3-4, NONE, FAST_SR1); + PIN_IN(gpc3-5, NONE, FAST_SR1); + PIN_IN(gpc3-6, NONE, FAST_SR1); + PIN_IN(gpc3-7, NONE, FAST_SR1); =20 - PIN(OUTPUT, gpg0-0, NONE, FAST_SR1); - PIN(2, gpg0-1, DOWN, FAST_SR1); + PIN_OT(gpg0-0, NONE, FAST_SR1); + PIN_F2(gpg0-1, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd2-5, DOWN, FAST_SR1); + PIN_IN(gpd2-5, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd4-0, NONE, FAST_SR1); - PIN(INPUT, gpd4-1, DOWN, FAST_SR1); - PIN(INPUT, gpd4-2, DOWN, FAST_SR1); - PIN(INPUT, gpd4-3, DOWN, FAST_SR1); - PIN(INPUT, gpd4-4, DOWN, FAST_SR1); + PIN_IN(gpd4-0, NONE, FAST_SR1); + PIN_IN(gpd4-1, DOWN, FAST_SR1); + PIN_IN(gpd4-2, DOWN, FAST_SR1); + PIN_IN(gpd4-3, DOWN, FAST_SR1); + PIN_IN(gpd4-4, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd6-3, DOWN, FAST_SR1); + PIN_IN(gpd6-3, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd8-1, UP, FAST_SR1); + PIN_IN(gpd8-1, UP, FAST_SR1); =20 - PIN(INPUT, gpg1-0, DOWN, FAST_SR1); - PIN(INPUT, gpg1-1, DOWN, FAST_SR1); - PIN(INPUT, gpg1-2, DOWN, FAST_SR1); - PIN(INPUT, gpg1-3, DOWN, FAST_SR1); - PIN(INPUT, gpg1-4, DOWN, FAST_SR1); + PIN_IN(gpg1-0, DOWN, FAST_SR1); + PIN_IN(gpg1-1, DOWN, FAST_SR1); + PIN_IN(gpg1-2, DOWN, FAST_SR1); + PIN_IN(gpg1-3, DOWN, FAST_SR1); + PIN_IN(gpg1-4, DOWN, FAST_SR1); =20 - PIN(INPUT, gpg2-0, DOWN, FAST_SR1); - PIN(INPUT, gpg2-1, DOWN, FAST_SR1); + PIN_IN(gpg2-0, DOWN, FAST_SR1); + PIN_IN(gpg2-1, DOWN, FAST_SR1); =20 - PIN(INPUT, gpg3-0, DOWN, FAST_SR1); - PIN(INPUT, gpg3-1, DOWN, FAST_SR1); - PIN(INPUT, gpg3-5, DOWN, FAST_SR1); + PIN_IN(gpg3-0, DOWN, FAST_SR1); + PIN_IN(gpg3-1, DOWN, FAST_SR1); + PIN_IN(gpg3-5, DOWN, FAST_SR1); }; }; =20 @@ -1212,7 +1215,7 @@ &pinctrl_touch { pinctrl-0 =3D <&initial_touch>; =20 initial_touch: initial-state { - PIN(INPUT, gpj1-2, DOWN, FAST_SR1); + PIN_IN(gpj1-2, DOWN, FAST_SR1); }; }; =20 --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id D3B65C43217 for ; Tue, 11 Jan 2022 20:18:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346192AbiAKUSu (ORCPT ); Tue, 11 Jan 2022 15:18:50 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60242 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345416AbiAKUST (ORCPT ); Tue, 11 Jan 2022 15:18:19 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 2BAC840A9B for ; Tue, 11 Jan 2022 20:18:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932297; bh=9/FAL4YrZTXlW9fgiaBeCDiOFkBOhv7W3L4j/PKsLJM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Wg5ixZiaqnd6IZd+MfXpoZz1SElIGjiHoigE1td4vFpO1wAlii2xuvgOw9UyInJqy M79/56nbbu1nBv4DEn095x8imQV1wzPzAQQiY3UHXed4g11eqwD05FS4D9FIJpRHy0 TXmVlEL6ziQOkkky14eCbzrjiHLMR/gDQOTDs5GCV9omheOf0n0zteo0kIuRcYwLHs GkOrAgVKguib4ZMiH4wZ/e5eeAxe0sxokQe8+KMe6IeskCHkvn/WZv/L7TGAhteqU1 kb1qjm99/RHI02sP1PmTtPTYECLpT9qxQ7faVhAkgYwdGf5q4rZ3A0g4IRl9KMTOpj o0d1N+NQSDL2g== Received: by mail-ed1-f71.google.com with SMTP id l14-20020aa7cace000000b003f7f8e1cbbdso155537edt.20 for ; Tue, 11 Jan 2022 12:18:17 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=9/FAL4YrZTXlW9fgiaBeCDiOFkBOhv7W3L4j/PKsLJM=; b=VZh9xqH3uPqLa1WT+2ihscY6yxHoINeDYayoqbH0HcKByIatGfZfeI+KvjkHce0hS7 jiT0C3TqgKDstod1S1WFhWJUWXLsIv7MQVoKUlZ8FQvI25FjO/QtRi360Tddfb82I495 c7+nG0YsVgpUULnhoU/Y1zgvv1PB6XfREu+OY+2IET1HzSDj3M56Pg0tH/RLzra1BCJf S57skUjQQFxKtnkcvjY4a8dRehXEfsmN84no+prIaulIWhiCmP5ABlOnzsaxX6CjRfag 8Jf+hWM0g9pyParSguo+j3As+wZtDLiw88XKnWmF/m+MwJhaNFavgbAApZepDXjML2nj md+Q== X-Gm-Message-State: AOAM533slhHqt98mRiUEB1TJizUPok9n83jrlD9uYF9ew1WBWxm6T1jn YOR9Fo9zNPSzGapCRe97MkkMaDuruWK1fTJ7JjZxiamazTYeOyfQNwwYUP68haYOni0IKp0IlsC wsqGTTS9ak4aoKLRk+dY2FxtHpVxY2v0Qc9p43CoaRQ== X-Received: by 2002:a17:906:3a4a:: with SMTP id a10mr5065688ejf.253.1641932296157; Tue, 11 Jan 2022 12:18:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJyZdZOjcZycdemg2WifSG++2NPBGU0e9xg+Qp33Ms3cHCYvJh4oArCPNtD150vR+oSgyKd9aQ== X-Received: by 2002:a17:906:3a4a:: with SMTP id a10mr5065670ejf.253.1641932295901; Tue, 11 Jan 2022 12:18:15 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:15 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 18/28] arm64: dts: exynos: align pinctrl with dtschema in Exynos7 Date: Tue, 11 Jan 2022 21:17:12 +0100 Message-Id: <20220111201722.327219-12-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynos7-espresso.dts | 6 +- .../boot/dts/exynos/exynos7-pinctrl.dtsi | 176 +++++++++--------- 2 files changed, 91 insertions(+), 91 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos7-espresso.dts b/arch/arm64/b= oot/dts/exynos/exynos7-espresso.dts index 125c03f351d9..2826bafade8a 100644 --- a/arch/arm64/boot/dts/exynos/exynos7-espresso.dts +++ b/arch/arm64/boot/dts/exynos/exynos7-espresso.dts @@ -354,7 +354,7 @@ buck10_reg: BUCK10 { }; =20 &pinctrl_alive { - pmic_irq: pmic-irq { + pmic_irq: pmic-irq-pins { samsung,pins =3D "gpa0-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; @@ -393,14 +393,14 @@ &mmc_2 { }; =20 &pinctrl_bus1 { - usb30_vbus_en: usb30-vbus-en { + usb30_vbus_en: usb30-vbus-en-pins { samsung,pins =3D "gph1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3drd_boost_en: usb3drd-boost-en { + usb3drd_boost_en: usb3drd-boost-en-pins { samsung,pins =3D "gpf4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm64/boot/dts/exynos/exynos7-pinctrl.dtsi b/arch/arm64/b= oot/dts/exynos/exynos7-pinctrl.dtsi index 472dd649aa7e..be9b971f3697 100644 --- a/arch/arm64/boot/dts/exynos/exynos7-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos7-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -29,7 +29,7 @@ gpa0: gpa0 { ; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -46,7 +46,7 @@ gpa1: gpa1 { ; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -54,7 +54,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpa3: gpa3 { + gpa3: gpa3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -64,7 +64,7 @@ gpa3: gpa3 { }; =20 &pinctrl_bus0 { - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -72,7 +72,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -80,7 +80,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -88,7 +88,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -96,7 +96,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -104,7 +104,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -112,7 +112,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -120,7 +120,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpd2: gpd2 { + gpd2: gpd2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -128,7 +128,7 @@ gpd2: gpd2 { #interrupt-cells =3D <2>; }; =20 - gpd4: gpd4 { + gpd4: gpd4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -136,7 +136,7 @@ gpd4: gpd4 { #interrupt-cells =3D <2>; }; =20 - gpd5: gpd5 { + gpd5: gpd5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -144,7 +144,7 @@ gpd5: gpd5 { #interrupt-cells =3D <2>; }; =20 - gpd6: gpd6 { + gpd6: gpd6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -152,7 +152,7 @@ gpd6: gpd6 { #interrupt-cells =3D <2>; }; =20 - gpd7: gpd7 { + gpd7: gpd7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -160,7 +160,7 @@ gpd7: gpd7 { #interrupt-cells =3D <2>; }; =20 - gpd8: gpd8 { + gpd8: gpd8-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -168,7 +168,7 @@ gpd8: gpd8 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -176,7 +176,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -184,161 +184,161 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - hs_i2c10_bus: hs-i2c10-bus { + hs_i2c10_bus: hs-i2c10-bus-pins { samsung,pins =3D "gpb0-1", "gpb0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c11_bus: hs-i2c11-bus { + hs_i2c11_bus: hs-i2c11-bus-pins { samsung,pins =3D "gpb0-3", "gpb0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c2_bus: hs-i2c2-bus { + hs_i2c2_bus: hs-i2c2-bus-pins { samsung,pins =3D "gpd0-3", "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpd1-4", "gpd1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c3_bus: hs-i2c3-bus { + hs_i2c3_bus: hs-i2c3-bus-pins { samsung,pins =3D "gpd1-3", "gpd1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c0_bus: hs-i2c0-bus { + hs_i2c0_bus: hs-i2c0-bus-pins { samsung,pins =3D "gpd2-1", "gpd2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c1_bus: hs-i2c1-bus { + hs_i2c1_bus: hs-i2c1-bus-pins { samsung,pins =3D "gpd2-3", "gpd2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c9_bus: hs-i2c9-bus { + hs_i2c9_bus: hs-i2c9-bus-pins { samsung,pins =3D "gpd2-7", "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c8_bus: hs-i2c8-bus { + hs_i2c8_bus: hs-i2c8-bus-pins { samsung,pins =3D "gpd5-3", "gpd5-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpd5-0", "gpd5-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpd5-0", "gpd5-1", "gpd5-2", "gpd5-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpd6-2", "gpd6-3", "gpd6-4", "gpd6-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpd8-0", "gpd8-1", "gpd6-0", "gpd6-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c4_bus: hs-i2c4-bus { + hs_i2c4_bus: hs-i2c4-bus-pins { samsung,pins =3D "gpg3-1", "gpg3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c5_bus: hs-i2c5-bus { + hs_i2c5_bus: hs-i2c5-bus-pins { samsung,pins =3D "gpg3-3", "gpg3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -347,7 +347,7 @@ hs_i2c5_bus: hs-i2c5-bus { }; =20 &pinctrl_nfc { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -355,7 +355,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - hs_i2c6_bus: hs-i2c6-bus { + hs_i2c6_bus: hs-i2c6-bus-pins { samsung,pins =3D "gpj0-1", "gpj0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -364,7 +364,7 @@ hs_i2c6_bus: hs-i2c6-bus { }; =20 &pinctrl_touch { - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -372,7 +372,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - hs_i2c7_bus: hs-i2c7-bus { + hs_i2c7_bus: hs-i2c7-bus-pins { samsung,pins =3D "gpj1-1", "gpj1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -381,7 +381,7 @@ hs_i2c7_bus: hs-i2c7-bus { }; =20 &pinctrl_ff { - gpg4: gpg4 { + gpg4: gpg4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -389,7 +389,7 @@ gpg4: gpg4 { #interrupt-cells =3D <2>; }; =20 - spi3_bus: spi3-bus { + spi3_bus: spi3-bus-pins { samsung,pins =3D "gpg4-0", "gpg4-1", "gpg4-2", "gpg4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -398,7 +398,7 @@ spi3_bus: spi3-bus { }; =20 &pinctrl_ese { - gpv7: gpv7 { + gpv7: gpv7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -406,7 +406,7 @@ gpv7: gpv7 { #interrupt-cells =3D <2>; }; =20 - spi4_bus: spi4-bus { + spi4_bus: spi4-bus-pins { samsung,pins =3D "gpv7-0", "gpv7-1", "gpv7-2", "gpv7-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -415,7 +415,7 @@ spi4_bus: spi4-bus { }; =20 &pinctrl_fsys0 { - gpr4: gpr4 { + gpr4: gpr4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -423,35 +423,35 @@ gpr4: gpr4 { #interrupt-cells =3D <2>; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpr4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpr4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpr4-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpr4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpr4-4", "gpr4-5", "gpr4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -460,7 +460,7 @@ sd2_bus4: sd2-bus-width4 { }; =20 &pinctrl_fsys1 { - gpr0: gpr0 { + gpr0: gpr0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +468,7 @@ gpr0: gpr0 { #interrupt-cells =3D <2>; }; =20 - gpr1: gpr1 { + gpr1: gpr1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +476,7 @@ gpr1: gpr1 { #interrupt-cells =3D <2>; }; =20 - gpr2: gpr2 { + gpr2: gpr2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +484,7 @@ gpr2: gpr2 { #interrupt-cells =3D <2>; }; =20 - gpr3: gpr3 { + gpr3: gpr3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,105 +492,105 @@ gpr3: gpr3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpr0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpr0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_ds: sd0-ds { + sd0_ds: sd0-ds-pins { samsung,pins =3D "gpr0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_qrdy: sd0-qrdy { + sd0_qrdy: sd0-qrdy-pins { samsung,pins =3D "gpr0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpr1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpr1-1", "gpr1-2", "gpr1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpr1-4", "gpr1-5", "gpr1-6", "gpr1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpr2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpr2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_ds: sd1-ds { + sd1_ds: sd1-ds-pins { samsung,pins =3D "gpr2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_qrdy: sd1-qrdy { + sd1_qrdy: sd1-qrdy-pins { samsung,pins =3D "gpr2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_int: sd1-int { + sd1_int: sd1-int-pins { samsung,pins =3D "gpr2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpr3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpr3-1", "gpr3-2", "gpr3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpr3-4", "gpr3-5", "gpr3-6", "gpr3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -599,7 +599,7 @@ sd1_bus8: sd1-bus-width8 { }; =20 &pinctrl_bus1 { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -607,7 +607,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -615,7 +615,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -623,7 +623,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -631,7 +631,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpf4: gpf4 { + gpf4: gpf4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -639,7 +639,7 @@ gpf4: gpf4 { #interrupt-cells =3D <2>; }; =20 - gpf5: gpf5 { + gpf5: gpf5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -647,7 +647,7 @@ gpf5: gpf5 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -655,7 +655,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -663,7 +663,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -671,7 +671,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gpv6: gpv6 { + gpv6: gpv6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -679,21 +679,21 @@ gpv6: gpv6 { #interrupt-cells =3D <2>; }; =20 - spi5_bus: spi5-bus { + spi5_bus: spi5-bus-pins { samsung,pins =3D "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ufs_refclk_out: ufs-refclk-out { + ufs_refclk_out: ufs-refclk-out-pins { samsung,pins =3D "gpg2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ufs_rst_n: ufs-rst-n { + ufs_rst_n: ufs-rst-n-pins { samsung,pins =3D "gph1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2B584C433EF for ; Tue, 11 Jan 2022 20:18:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350552AbiAKUSw (ORCPT ); Tue, 11 Jan 2022 15:18:52 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60248 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346143AbiAKUST (ORCPT ); Tue, 11 Jan 2022 15:18:19 -0500 Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 86CF53F1AA for ; Tue, 11 Jan 2022 20:18:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932298; bh=qfYilsFRDVZLJ+BbKtg6m7PgGSNQvBvx1O93UtvvKSg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=L0HUWcXtEX0ukGVNR0ccNhCcLKptxpRkyecLDzBROuukKVP2y1VE1EjPyZGW6WI/L 7r0Zt4sa/6jP5MusyZo1rW3mOyfrr36zqfXJcYxQhFNGZKTZfQwV9aqfukSsGQXeDj eLb0UDfNZMs71UJwXSoqIsSvQqa7vw6zqYlmNXIH+RV9l/viNNGJYYElsSbOhafmYx lbHXdg+Dd1dXmV3VrK+rS0kMWoymSjVCMsTKvZMYti2MiWNgHkvhsFRADdJv0Gmd3X oZA+jIj6JlqYH2BGaFTc4Grk6qSBKMf3P8ASjQrhiElNoYb3lqv9UAHXOfb0c/efhQ DKFD18E5MXSew== Received: by mail-ed1-f70.google.com with SMTP id x19-20020a05640226d300b003f8b80f5729so180716edd.13 for ; Tue, 11 Jan 2022 12:18:18 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=qfYilsFRDVZLJ+BbKtg6m7PgGSNQvBvx1O93UtvvKSg=; b=07VdRi0k90lLWbWybNMGQ/wYsqZbzJ5eCaxH5YTf+WE3RCk0w4NWtQsE2czank8zw7 UbelikQ+xJMr6CSoAtsw7CURSe3oP6b6h6lI/2IP/TujI9gU9MjR4EumhKraTErISodv /mLmg8nyP49tdcXcBIIEjVg0akbgBVqBPUxJk58lCje3lcCCPB0TqsqeUYv9W4qr7zAo 5V9gQ5SIGNQSlPBDyfp3X8lK8aQRovgz00XygLPxozEcOabGeSQq8gyDQ48i9Ws3jGiM C81nAwUWv0De7Icfy+VZRChVY+vzI2O0bNSA/ETj5EVka7zLuCuTnx5ar4+YY3kd0wzb AH0w== X-Gm-Message-State: AOAM531BPYBBggjwgcGJOC4I8qRPl7tgCKFrDk/2CJ3aqEl/4fqOdwbz MjbOFkChfQQMH87ncvO9RHI2T59PEwjU2FdZBUswR2UP6wlLCwJPCHH8+F9n9hcNe6YBTZOBEKI 0yhzYqxjLyIV3quRWF4/La/7w+9rtBuunpNZmJCx4QQ== X-Received: by 2002:a05:6402:7d0:: with SMTP id u16mr5821299edy.367.1641932298244; Tue, 11 Jan 2022 12:18:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJzg5koFjhI9MsPoxsO7ulSUXZUs4wFKjp0TGusoYrl4j+1hRugCavSi2yYKwgoqzZkVrlAF1Q== X-Received: by 2002:a05:6402:7d0:: with SMTP id u16mr5821285edy.367.1641932298101; Tue, 11 Jan 2022 12:18:18 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:17 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 19/28] arm64: dts: exynos: align pinctrl with dtschema in Exynos850 Date: Tue, 11 Jan 2022 21:17:13 +0100 Message-Id: <20220111201722.327219-13-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Sam Protsenko --- .../boot/dts/exynos/exynos850-pinctrl.dtsi | 52 +++++++++---------- 1 file changed, 26 insertions(+), 26 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos850-pinctrl.dtsi b/arch/arm64= /boot/dts/exynos/exynos850-pinctrl.dtsi index f576b29c9b16..a71acf358d2d 100644 --- a/arch/arm64/boot/dts/exynos/exynos850-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850-pinctrl.dtsi @@ -13,7 +13,7 @@ #include =20 &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -30,7 +30,7 @@ gpa0: gpa0 { ; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -47,7 +47,7 @@ gpa1: gpa1 { ; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -64,7 +64,7 @@ gpa2: gpa2 { ; }; =20 - gpa3: gpa3 { + gpa3: gpa3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -81,7 +81,7 @@ gpa3: gpa3 { ; }; =20 - gpa4: gpa4 { + gpa4: gpa4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -94,7 +94,7 @@ gpa4: gpa4 { ; }; =20 - gpq0: gpq0 { + gpq0: gpq0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -134,7 +134,7 @@ uart1_pins: uart1-pins { }; =20 &pinctrl_cmgp { - gpm0: gpm0 { + gpm0: gpm0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -144,7 +144,7 @@ gpm0: gpm0 { interrupts =3D ; }; =20 - gpm1: gpm1 { + gpm1: gpm1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -154,7 +154,7 @@ gpm1: gpm1 { interrupts =3D ; }; =20 - gpm2: gpm2 { + gpm2: gpm2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -164,7 +164,7 @@ gpm2: gpm2 { interrupts =3D ; }; =20 - gpm3: gpm3 { + gpm3: gpm3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -174,7 +174,7 @@ gpm3: gpm3 { interrupts =3D ; }; =20 - gpm4: gpm4 { + gpm4: gpm4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -184,7 +184,7 @@ gpm4: gpm4 { interrupts =3D ; }; =20 - gpm5: gpm5 { + gpm5: gpm5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -256,7 +256,7 @@ spi2_pins: spi2-pins { }; =20 &pinctrl_aud { - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -264,7 +264,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -322,7 +322,7 @@ aud_fm_idle_pins: aud-fm-idle-pins { }; =20 &pinctrl_hsi { - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -367,7 +367,7 @@ sd2_pdn_pins: sd2-pdn-pins { }; =20 &pinctrl_core { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -375,7 +375,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -434,7 +434,7 @@ sd0_bus8_pins: sd0-bus8-pins { }; =20 &pinctrl_peri { - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -442,7 +442,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -450,7 +450,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -458,7 +458,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -466,7 +466,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -474,7 +474,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -482,14 +482,14 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - gpp0: gpp0 { + gpp0: gpp0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 interrupt-controller; #interrupt-cells =3D <2>; }; - gpp1: gpp1 { + gpp1: gpp1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -497,7 +497,7 @@ gpp1: gpp1 { #interrupt-cells =3D <2>; }; =20 - gpp2: gpp2 { + gpp2: gpp2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 36B1AC433EF for ; Tue, 11 Jan 2022 20:18:57 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350613AbiAKUS4 (ORCPT ); Tue, 11 Jan 2022 15:18:56 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38354 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345518AbiAKUSV (ORCPT ); Tue, 11 Jan 2022 15:18:21 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 7C5A240045 for ; Tue, 11 Jan 2022 20:18:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932300; bh=Qlnwbd6fk1GAVHv44UFEkb4MIEQM8+1pdzBh/ez3KZQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=QkZOlQa5xYHr34nh1BjmgEroYXEU3QeBlFnUH8yt5pdneD4IkRXtrN4N8S5LZ4k+o NOE6XR6nXZQTE2LHkAt0u1mF7mwK93fF7qIxpdfhn/jpF3jsHa5EKZ3ItfBs52J43o KGna0GCptV7YoN75C1Mo1KPcFQtFsPAuAMfurocNtQeEY1u4BeqAuBhA6FGCNWnYPA vzAVfFlNypIS9ivtBKv9/KHfpLSuAO6bUmtzHv2jU+sDy9b9W1Iuv2x5b4fEgEQCEc c2yU8IBOAKDhu/EUhYzvdKHo2fW3O3s6JY57SgiaxnK8oPScqPclY3IFWChkPbHYu9 cAo0cHTpXAMvA== Received: by mail-ed1-f69.google.com with SMTP id p8-20020aa7d308000000b003fe9b0c4760so166574edq.17 for ; Tue, 11 Jan 2022 12:18:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Qlnwbd6fk1GAVHv44UFEkb4MIEQM8+1pdzBh/ez3KZQ=; b=HiNHPwsoQFFsN83adenpwP7gcRVVsHhToZbkTU1F7R0KIPE9Y1bxEFRySHHX5R+VdT YS9uULrXd1AHn9Wi4yHJBnlypT54AOHS83Sj8rfiniarSlaWaRXr7bLJmVYscGDgoQUI 87ZBbtwCwrEWXC732Fr7na7nGUDSFRLkGPqzA6OR1vGaCwhrXIlNQXzG5b//qPyOb5P6 QfmBENX8H5rjcE71Y3+g8Tnr+CzdWcVNmtQGQZtsA/qYOXMpVVWepmR2fDvwC1iqwmFk 1/1k+ALjMv3FeQ7JMWQI6YUKcjwpQVNfIo9qSh7Ksy5AtCEtzjL6TwaKkLuz6QdLBEhf JXGA== X-Gm-Message-State: AOAM530ftnW8IfU33x10Fn+CzJScylSg59INXMfX5LlVAF2z8WqtfeOn fRb/K02WZ+AH6U+mCA0aY7MMUGFDr61Rnmir8TemuGccDcMOkCJ+yCRUvGb+frTgJN658M91f+c GOLSicNQqoDwj58CdP1OonaYCCvpzTbRQGNKzMfqZxg== X-Received: by 2002:a17:906:f1c1:: with SMTP id gx1mr5115805ejb.554.1641932300101; Tue, 11 Jan 2022 12:18:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJyjg8XXXEtJLzZGyVnTOplVIASttt5k3NI3JcN11jWvuGHGfSah9kGC+WsunAadBmsLBsMRZQ== X-Received: by 2002:a17:906:f1c1:: with SMTP id gx1mr5115789ejb.554.1641932299934; Tue, 11 Jan 2022 12:18:19 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:19 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 20/28] arm64: dts: exynos: align pinctrl with dtschema in ExynosAutov9 Date: Tue, 11 Jan 2022 21:17:14 +0100 Message-Id: <20220111201722.327219-14-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynosautov9-pinctrl.dtsi | 50 +++++++++---------- 1 file changed, 25 insertions(+), 25 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynosautov9-pinctrl.dtsi b/arch/ar= m64/boot/dts/exynos/exynosautov9-pinctrl.dtsi index 2407b03b5404..ef0349d1c3d0 100644 --- a/arch/arm64/boot/dts/exynos/exynosautov9-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynosautov9-pinctrl.dtsi @@ -11,7 +11,7 @@ #include =20 &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; @@ -27,7 +27,7 @@ gpa0: gpa0 { ; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; @@ -47,7 +47,7 @@ dp1_hpd: dp1-hpd-pins { samsung,pin-function =3D ; }; =20 - gpq0: gpq0 { + gpq0: gpq0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -69,7 +69,7 @@ speedy1_bus: speedy1-bus-pins { }; =20 &pinctrl_aud { - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -77,7 +77,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -85,7 +85,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -93,7 +93,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -199,7 +199,7 @@ aud_i2s6_idle: aaud-i2s6-idle-pins { }; =20 &pinctrl_fsys0 { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -207,7 +207,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -355,7 +355,7 @@ pcie_perst5_in: pcie-perst5-in-pins { }; =20 &pinctrl_fsys1 { - gpf8: gpf8 { + gpf8: gpf8-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -393,7 +393,7 @@ sd2_bus4: sd2-bus-width4-pins { }; =20 &pinctrl_fsys2 { - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -401,7 +401,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -409,7 +409,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpf4: gpf4 { + gpf4: gpf4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -417,7 +417,7 @@ gpf4: gpf4 { #interrupt-cells =3D <2>; }; =20 - gpf5: gpf5 { + gpf5: gpf5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -425,7 +425,7 @@ gpf5: gpf5 { #interrupt-cells =3D <2>; }; =20 - gpf6: gpf6 { + gpf6: gpf6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -499,7 +499,7 @@ eth1_pps_out: eth1-pps-out-pins { }; =20 &pinctrl_peric0 { - gpp0: gpp0 { + gpp0: gpp0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -507,7 +507,7 @@ gpp0: gpp0 { #interrupt-cells =3D <2>; }; =20 - gpp1: gpp1 { + gpp1: gpp1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -515,7 +515,7 @@ gpp1: gpp1 { #interrupt-cells =3D <2>; }; =20 - gpp2: gpp2 { + gpp2: gpp2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -523,7 +523,7 @@ gpp2: gpp2 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -833,7 +833,7 @@ uart5_bus_dual: uart5-bus-dual-pins { }; =20 &pinctrl_peric1 { - gpp3: gpp3 { + gpp3: gpp3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -841,7 +841,7 @@ gpp3: gpp3 { #interrupt-cells =3D <2>; }; =20 - gpp4: gpp4 { + gpp4: gpp4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -849,7 +849,7 @@ gpp4: gpp4 { #interrupt-cells =3D <2>; }; =20 - gpp5: gpp5 { + gpp5: gpp5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -857,7 +857,7 @@ gpp5: gpp5 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -865,7 +865,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -873,7 +873,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 46DFCC433EF for ; Tue, 11 Jan 2022 20:19:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346461AbiAKUTC (ORCPT ); Tue, 11 Jan 2022 15:19:02 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60222 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346414AbiAKUS2 (ORCPT ); Tue, 11 Jan 2022 15:18:28 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id C4C2C40A9C for ; Tue, 11 Jan 2022 20:18:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932301; bh=3im6DR0tfQSvVQYJAITaAc2sEgTm9ctnw8/dFQunAY0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=EY9oUbCyFsfXJ3jXUrvifmCoF6dNLNdpaYqolLGZekEH+oor4ouhzkH9nT2xLFZbH ngoQ/ziELdL3dp/5oyQVP1M1BZIWk356QREgZXrRUcAXdyur9KU+wR+3frFQTSkJdH ynJqiq8kB2sTyGNDuCHkFYqGPKs5VYdrhf/YPc7llFcxpR0+J8ypquQBRmmjpimLHw AWKPueBkxGXCmpMbZkPJX0R6D7LJObv+Uqwut4GhLuZfvZJ/hnR4lDuOr5iSQjDDE5 iK1VCKw6pPj7nI0MkJ8LolxHaf16xcyLeVbqTUUNj6QazwyWtrGRGfjFl84b3EQSvC lpmbpzAIlXRDA== Received: by mail-ed1-f69.google.com with SMTP id r8-20020a05640251c800b003f9a52daa3fso148455edd.22 for ; Tue, 11 Jan 2022 12:18:21 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=3im6DR0tfQSvVQYJAITaAc2sEgTm9ctnw8/dFQunAY0=; b=QGpuNtjjfoQ5Pe2singA9mqH3hhk1O0sZlm+Khq3DTkYLiiH5X+yA/ANjxTbYdgRjL VQW1AY+Sl97SLPCBqlQN6eMlXnL95hDtAzl3/zACDZBDwnGTD2YMrerq289Lk+uJtWBq bQb8BsuJWxKnm2Snn6rdjGUf3a2ju9ekdA1r32Ipa+91/HAf4t2ov2CmNLnsN/6bgX1b Dr/oq9vsDV2KBlQCtV/1sT9k1Kj0c7H5k2ya0sxR1Tt/yTlmFSISTQZpD8WEh4rHVwI8 qZhMO8fGM2kTSr5xeGY8B6nWzxc2K2DDOyFImuU55p/9N9bUpU+OEpb368F9T3/7Nym4 5haA== X-Gm-Message-State: AOAM530rIkc1LALqQCaP2o5BqAjgRQ4QVxN64gOnqbyLbAI1f/fP9A1Z HpzBMtb9CHNsCJTOS/KwU+vZXtf9BieLs+EL8cEnL7JUDGES9fGACMLlWYf2D5O5e8XjTXCtJDb oOXRIQghK7uQRn6moTJz0w8mJrKPCIN3QJehncyg6vQ== X-Received: by 2002:a05:6402:1047:: with SMTP id e7mr4254580edu.274.1641932301355; Tue, 11 Jan 2022 12:18:21 -0800 (PST) X-Google-Smtp-Source: ABdhPJwuNNnKbwjenV7EEj0Vko4eTPjFtdB7emwJIo+qGaPlmYoH4ymm0zVXP0Saautd3Wo4zKleIw== X-Received: by 2002:a05:6402:1047:: with SMTP id e7mr4254562edu.274.1641932301205; Tue, 11 Jan 2022 12:18:21 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:20 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 21/28] ARM: dts: s3c24xx: align pinctrl with dtschema Date: Tue, 11 Jan 2022 21:17:15 +0100 Message-Id: <20220111201722.327219-15-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s3c2416-pinctrl.dtsi | 60 +++++++++++++------------- 1 file changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm/boot/dts/s3c2416-pinctrl.dtsi b/arch/arm/boot/dts/s3c= 2416-pinctrl.dtsi index 92439ee5d7de..20a7d72827c2 100644 --- a/arch/arm/boot/dts/s3c2416-pinctrl.dtsi +++ b/arch/arm/boot/dts/s3c2416-pinctrl.dtsi @@ -12,66 +12,66 @@ &pinctrl_0 { * Pin banks */ =20 - gpa: gpa { + gpa: gpa-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpc: gpc { + gpc: gpc-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpd: gpd { + gpd: gpd-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpe: gpe { + gpe: gpe-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpf: gpf { + gpf: gpf-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpg: gpg { + gpg: gpg-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gph: gph { + gph: gph-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpj: gpj { + gpj: gpj-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpk: gpk { + gpk: gpk-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpl: gpl { + gpl: gpl-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpm: gpm { + gpm: gpm-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; @@ -80,92 +80,92 @@ gpm: gpm { * Pin groups */ =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gph-0", "gph-1"; samsung,pin-function =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gph-8", "gph-9"; samsung,pin-function =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gph-2", "gph-3"; samsung,pin-function =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gph-10", "gph-11"; samsung,pin-function =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gph-4", "gph-5"; samsung,pin-function =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gph-6", "gph-7"; samsung,pin-function =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gph-6", "gph-7"; samsung,pin-function =3D ; }; =20 - extuart_clk: extuart-clk { + extuart_clk: extuart-clk-pins { samsung,pins =3D "gph-12"; samsung,pin-function =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpe-14", "gpe-15"; samsung,pin-function =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpe-11", "gpe-12", "gpe-13"; samsung,pin-function =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpe-5"; samsung,pin-function =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpe-6"; samsung,pin-function =3D ; }; =20 - sd0_bus1: sd0-bus1 { + sd0_bus1: sd0-bus1-pins { samsung,pins =3D "gpe-7"; samsung,pin-function =3D ; }; =20 - sd0_bus4: sd0-bus4 { + sd0_bus4: sd0-bus4-pins { samsung,pins =3D "gpe-8", "gpe-9", "gpe-10"; samsung,pin-function =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpl-8"; samsung,pin-function =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpl-9"; samsung,pin-function =3D ; }; =20 - sd1_bus1: sd1-bus1 { + sd1_bus1: sd1-bus1-pins { samsung,pins =3D "gpl-0"; samsung,pin-function =3D ; }; =20 - sd1_bus4: sd1-bus4 { + sd1_bus4: sd1-bus4-pins { samsung,pins =3D "gpl-1", "gpl-2", "gpl-3"; samsung,pin-function =3D ; }; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8EEBDC433FE for ; Tue, 11 Jan 2022 20:19:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233821AbiAKUTG (ORCPT ); Tue, 11 Jan 2022 15:19:06 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60216 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346418AbiAKUS2 (ORCPT ); Tue, 11 Jan 2022 15:18:28 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 81685406EA for ; Tue, 11 Jan 2022 20:18:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932303; bh=Aysi1lffznSBV7a3FSdAWFRztsJckHNRLd9fRdz5dOY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=XqdLMpWKG7DYW4qo0lhLLfZ4qZ1avnJTgiykHX29MOWbXvRfmqP08faiSfzyzOlNf 6Do+OrQNHhBzce3uPrVhMntaR2IDC1nv9V3x5u79Ytg0uf0v6/lk4HTHsn3uKxPsQP vvgTUIC5IgxdNJ6GdZBFpC+f1qYw2LgjQ5JnsZ9wFI3LO1WsmrpU6jYISQuGmvlGIS od8UUIoILlMCfkfSdNkZZ6lYKqS3ndIgDxTzsIXCubFRL4QsCPdizbyNp1Ucn6xJaN iufiycTgR9oREKYqnZoEyiFRpIPRjs/bCv2EHkaKaXgHnZ5hE7xn85HxxKcpQ7+3k3 o8A/iVEZ4Q0Sg== Received: by mail-ed1-f71.google.com with SMTP id r8-20020a05640251c800b003f9a52daa3fso148511edd.22 for ; Tue, 11 Jan 2022 12:18:23 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Aysi1lffznSBV7a3FSdAWFRztsJckHNRLd9fRdz5dOY=; b=TrkOjQhuWtq0fmbwjqPkjw0xIjFriytW2EI7aSZ5SMzfpLZ0nrvjZJV23wpZrIKsRj sOYcRnRK7JoKL5g1+Vy40YHcNZLAc/uN5yg6kRCn4qZjGzIbMT+yaGcLCjz0Mn9YFZ6j idLJ04ibOn58YSUpDYx3hk/Kjfyuw6RIdrp0hD25sS/m4kH5tR0615hR3y06AktnAEyU 1Nm+R8sBBSIMcpZzXvlGwDq+TIZtAAW6TzaYhgglWl0yF0x/54uBO4BKogGxhIcIeGpL MFqc/NC/8DoLRH6dA9V9ObzNld7LjV+G4h+Anj4aJTmBl8YvhV47xrwDOnmrbra7OQu9 GFKw== X-Gm-Message-State: AOAM5307vmDrZosdI8faQ7ly8In7xVnYHUPjynPPm1SpPFcK7kq/Ai3Y xn/h/G00fB1va2mpMHVncK42hweuK+mrU87CdMZtIjE6w1FJgTQzd5BgZWhPrhBOpjBFAD26+4m SPXmQ1mWvPH6QZ25TRgw6T7yMTG8ExrDABB5q6XFR9A== X-Received: by 2002:a17:906:fa17:: with SMTP id lo23mr4854014ejb.563.1641932302867; Tue, 11 Jan 2022 12:18:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJyE9SFOLPErlL0aQcF7IKGMD4Ufr5Rn8iS1EsX8pHeRa+i2ViB3Lt6YCGtI4XcNhtiHWwjelw== X-Received: by 2002:a17:906:fa17:: with SMTP id lo23mr4854000ejb.563.1641932302574; Tue, 11 Jan 2022 12:18:22 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:22 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 22/28] ARM: dts: s3c64xx: align pinctrl with dtschema Date: Tue, 11 Jan 2022 21:17:16 +0100 Message-Id: <20220111201722.327219-16-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s3c6410-mini6410.dts | 4 +- arch/arm/boot/dts/s3c64xx-pinctrl.dtsi | 210 ++++++++++++------------- 2 files changed, 107 insertions(+), 107 deletions(-) diff --git a/arch/arm/boot/dts/s3c6410-mini6410.dts b/arch/arm/boot/dts/s3c= 6410-mini6410.dts index 285555b9ed94..17097da36f5e 100644 --- a/arch/arm/boot/dts/s3c6410-mini6410.dts +++ b/arch/arm/boot/dts/s3c6410-mini6410.dts @@ -193,12 +193,12 @@ &uart3 { }; =20 &pinctrl0 { - gpio_leds: gpio-leds { + gpio_leds: gpio-leds-pins { samsung,pins =3D "gpk-4", "gpk-5", "gpk-6", "gpk-7"; samsung,pin-pud =3D ; }; =20 - gpio_keys: gpio-keys { + gpio_keys: gpio-keys-pins { samsung,pins =3D "gpn-0", "gpn-1", "gpn-2", "gpn-3", "gpn-4", "gpn-5", "gpl-11", "gpl-12"; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/s3c64xx-pinctrl.dtsi b/arch/arm/boot/dts/s3c= 64xx-pinctrl.dtsi index 8e9594d64b57..0a3186d57cb5 100644 --- a/arch/arm/boot/dts/s3c64xx-pinctrl.dtsi +++ b/arch/arm/boot/dts/s3c64xx-pinctrl.dtsi @@ -16,111 +16,111 @@ &pinctrl0 { * Pin banks */ =20 - gpa: gpa { + gpa: gpa-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpc: gpc { + gpc: gpc-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpd: gpd { + gpd: gpd-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpe: gpe { + gpe: gpe-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpf: gpf { + gpf: gpf-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpg: gpg { + gpg: gpg-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gph: gph { + gph: gph-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpi: gpi { + gpi: gpi-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpj: gpj { + gpj: gpj-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpk: gpk { + gpk: gpk-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpl: gpl { + gpl: gpl-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpm: gpm { + gpm: gpm-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpn: gpn { + gpn: gpn-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpo: gpo { + gpo: gpo-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpp: gpp { + gpp: gpp-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpq: gpq { + gpq: gpq-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; @@ -131,225 +131,225 @@ gpq: gpq { * Pin groups */ =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa-0", "gpa-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa-2", "gpa-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa-4", "gpa-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa-6", "gpa-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ext_dma_0: ext-dma-0 { + ext_dma_0: ext-dma-0-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ext_dma_1: ext-dma-1 { + ext_dma_1: ext-dma-1-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - irda_data_0: irda-data-0 { + irda_data_0: irda-data-0-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - irda_data_1: irda-data-1 { + irda_data_1: irda-data-1-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - irda_sdbw: irda-sdbw { + irda_sdbw: irda-sdbw-pins { samsung,pins =3D "gpb-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb-5", "gpb-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { /* S3C6410-only */ samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpc-0", "gpc-1", "gpc-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi0_cs: spi0-cs { + spi0_cs: spi0-cs-pins { samsung,pins =3D "gpc-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpc-4", "gpc-5", "gpc-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi1_cs: spi1-cs { + spi1_cs: spi1-cs-pins { samsung,pins =3D "gpc-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpg-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpg-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_bus1: sd0-bus1 { + sd0_bus1: sd0-bus1-pins { samsung,pins =3D "gpg-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_bus4: sd0-bus4 { + sd0_bus4: sd0-bus4-pins { samsung,pins =3D "gpg-2", "gpg-3", "gpg-4", "gpg-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpg-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gph-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gph-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_bus1: sd1-bus1 { + sd1_bus1: sd1-bus1-pins { samsung,pins =3D "gph-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_bus4: sd1-bus4 { + sd1_bus4: sd1-bus4-pins { samsung,pins =3D "gph-2", "gph-3", "gph-4", "gph-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_bus8: sd1-bus8 { + sd1_bus8: sd1-bus8-pins { samsung,pins =3D "gph-2", "gph-3", "gph-4", "gph-5", "gph-6", "gph-7", "gph-8", "gph-9"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpg-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_bus1: sd2-bus1 { + sd2_bus1: sd2-bus1-pins { samsung,pins =3D "gph-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_bus4: sd2-bus4 { + sd2_bus4: sd2-bus4-pins { samsung,pins =3D "gph-6", "gph-7", "gph-8", "gph-9"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpd-0", "gpd-2", "gpd-3", "gpd-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s0_cdclk: i2s0-cdclk { + i2s0_cdclk: i2s0-cdclk-pins { samsung,pins =3D "gpd-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpe-0", "gpe-2", "gpe-3", "gpe-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s1_cdclk: i2s1-cdclk { + i2s1_cdclk: i2s1-cdclk-pins { samsung,pins =3D "gpe-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { /* S3C6410-only */ samsung,pins =3D "gpc-4", "gpc-5", "gpc-6", "gph-6", "gph-8", "gph-9"; @@ -357,50 +357,50 @@ i2s2_bus: i2s2-bus { samsung,pin-pud =3D ; }; =20 - i2s2_cdclk: i2s2-cdclk { + i2s2_cdclk: i2s2-cdclk-pins { /* S3C6410-only */ samsung,pins =3D "gph-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpd-0", "gpd-2", "gpd-3", "gpd-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm0_extclk: pcm0-extclk { + pcm0_extclk: pcm0-extclk-pins { samsung,pins =3D "gpd-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpe-0", "gpe-2", "gpe-3", "gpe-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm1_extclk: pcm1-extclk { + pcm1_extclk: pcm1-extclk-pins { samsung,pins =3D "gpe-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ac97_bus_0: ac97-bus-0 { + ac97_bus_0: ac97-bus-0-pins { samsung,pins =3D "gpd-0", "gpd-1", "gpd-2", "gpd-3", "gpd-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ac97_bus_1: ac97-bus-1 { + ac97_bus_1: ac97-bus-1-pins { samsung,pins =3D "gpe-0", "gpe-1", "gpe-2", "gpe-3", "gpe-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - cam_port: cam-port { + cam_port: cam-port-pins { samsung,pins =3D "gpf-0", "gpf-1", "gpf-2", "gpf-4", "gpf-5", "gpf-6", "gpf-7", "gpf-8", "gpf-9", "gpf-10", "gpf-11", "gpf-12"; @@ -408,242 +408,242 @@ cam_port: cam-port { samsung,pin-pud =3D ; }; =20 - cam_rst: cam-rst { + cam_rst: cam-rst-pins { samsung,pins =3D "gpf-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - cam_field: cam-field { + cam_field: cam-field-pins { /* S3C6410-only */ samsung,pins =3D "gpb-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pwm_extclk: pwm-extclk { + pwm_extclk: pwm-extclk-pins { samsung,pins =3D "gpf-13"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpf-14"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpf-15"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - clkout0: clkout-0 { + clkout0: clkout-0-pins { samsung,pins =3D "gpf-14"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col0_0: keypad-col0-0 { + keypad_col0_0: keypad-col0-0-pins { samsung,pins =3D "gph-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col1_0: keypad-col1-0 { + keypad_col1_0: keypad-col1-0-pins { samsung,pins =3D "gph-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col2_0: keypad-col2-0 { + keypad_col2_0: keypad-col2-0-pins { samsung,pins =3D "gph-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col3_0: keypad-col3-0 { + keypad_col3_0: keypad-col3-0-pins { samsung,pins =3D "gph-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col4_0: keypad-col4-0 { + keypad_col4_0: keypad-col4-0-pins { samsung,pins =3D "gph-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col5_0: keypad-col5-0 { + keypad_col5_0: keypad-col5-0-pins { samsung,pins =3D "gph-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col6_0: keypad-col6-0 { + keypad_col6_0: keypad-col6-0-pins { samsung,pins =3D "gph-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col7_0: keypad-col7-0 { + keypad_col7_0: keypad-col7-0-pins { samsung,pins =3D "gph-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col0_1: keypad-col0-1 { + keypad_col0_1: keypad-col0-1-pins { samsung,pins =3D "gpl-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col1_1: keypad-col1-1 { + keypad_col1_1: keypad-col1-1-pins { samsung,pins =3D "gpl-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col2_1: keypad-col2-1 { + keypad_col2_1: keypad-col2-1-pins { samsung,pins =3D "gpl-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col3_1: keypad-col3-1 { + keypad_col3_1: keypad-col3-1-pins { samsung,pins =3D "gpl-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col4_1: keypad-col4-1 { + keypad_col4_1: keypad-col4-1-pins { samsung,pins =3D "gpl-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col5_1: keypad-col5-1 { + keypad_col5_1: keypad-col5-1-pins { samsung,pins =3D "gpl-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col6_1: keypad-col6-1 { + keypad_col6_1: keypad-col6-1-pins { samsung,pins =3D "gpl-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col7_1: keypad-col7-1 { + keypad_col7_1: keypad-col7-1-pins { samsung,pins =3D "gpl-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row0_0: keypad-row0-0 { + keypad_row0_0: keypad-row0-0-pins { samsung,pins =3D "gpk-8"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row1_0: keypad-row1-0 { + keypad_row1_0: keypad-row1-0-pins { samsung,pins =3D "gpk-9"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row2_0: keypad-row2-0 { + keypad_row2_0: keypad-row2-0-pins { samsung,pins =3D "gpk-10"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row3_0: keypad-row3-0 { + keypad_row3_0: keypad-row3-0-pins { samsung,pins =3D "gpk-11"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row4_0: keypad-row4-0 { + keypad_row4_0: keypad-row4-0-pins { samsung,pins =3D "gpk-12"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row5_0: keypad-row5-0 { + keypad_row5_0: keypad-row5-0-pins { samsung,pins =3D "gpk-13"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row6_0: keypad-row6-0 { + keypad_row6_0: keypad-row6-0-pins { samsung,pins =3D "gpk-14"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row7_0: keypad-row7-0 { + keypad_row7_0: keypad-row7-0-pins { samsung,pins =3D "gpk-15"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row0_1: keypad-row0-1 { + keypad_row0_1: keypad-row0-1-pins { samsung,pins =3D "gpn-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row1_1: keypad-row1-1 { + keypad_row1_1: keypad-row1-1-pins { samsung,pins =3D "gpn-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row2_1: keypad-row2-1 { + keypad_row2_1: keypad-row2-1-pins { samsung,pins =3D "gpn-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row3_1: keypad-row3-1 { + keypad_row3_1: keypad-row3-1-pins { samsung,pins =3D "gpn-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row4_1: keypad-row4-1 { + keypad_row4_1: keypad-row4-1-pins { samsung,pins =3D "gpn-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row5_1: keypad-row5-1 { + keypad_row5_1: keypad-row5-1-pins { samsung,pins =3D "gpn-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row6_1: keypad-row6-1 { + keypad_row6_1: keypad-row6-1-pins { samsung,pins =3D "gpn-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row7_1: keypad-row7-1 { + keypad_row7_1: keypad-row7-1-pins { samsung,pins =3D "gpn-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpj-8", "gpj-9", "gpj-10", "gpj-11"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - lcd_data16: lcd-data-width16 { + lcd_data16: lcd-data-width16-pins { samsung,pins =3D "gpi-3", "gpi-4", "gpi-5", "gpi-6", "gpi-7", "gpi-10", "gpi-11", "gpi-12", "gpi-13", "gpi-14", "gpi-15", "gpj-3", @@ -652,7 +652,7 @@ lcd_data16: lcd-data-width16 { samsung,pin-pud =3D ; }; =20 - lcd_data18: lcd-data-width18 { + lcd_data18: lcd-data-width18-pins { samsung,pins =3D "gpi-2", "gpi-3", "gpi-4", "gpi-5", "gpi-6", "gpi-7", "gpi-10", "gpi-11", "gpi-12", "gpi-13", "gpi-14", "gpi-15", @@ -662,7 +662,7 @@ lcd_data18: lcd-data-width18 { samsung,pin-pud =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpi-0", "gpi-1", "gpi-2", "gpi-3", "gpi-4", "gpi-5", "gpi-6", "gpi-7", "gpi-8", "gpi-9", "gpi-10", "gpi-11", @@ -673,7 +673,7 @@ lcd_data24: lcd-data-width24 { samsung,pin-pud =3D ; }; =20 - hsi_bus: hsi-bus { + hsi_bus: hsi-bus-pins { samsung,pins =3D "gpk-0", "gpk-1", "gpk-2", "gpk-3", "gpk-4", "gpk-5", "gpk-6", "gpk-7"; samsung,pin-function =3D ; --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id F0A23C433EF for ; Tue, 11 Jan 2022 20:19:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350859AbiAKUT0 (ORCPT ); Tue, 11 Jan 2022 15:19:26 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60392 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346433AbiAKUS2 (ORCPT ); Tue, 11 Jan 2022 15:18:28 -0500 Received: from mail-ed1-f70.google.com (mail-ed1-f70.google.com [209.85.208.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 8EE7840AA1 for ; Tue, 11 Jan 2022 20:18:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932306; bh=qOaRUROfrpI3SIhXN7Ou45B8JkhhBysAxr+Auoc3w68=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=lG1akTIdeK1XoyzseSspEOyIJFuw4+heJFeKognXgiB4nUlTwkCbxF0o+mLejJ7MG KyEJjGYg9Icrqj8QOA+ApDkrEX+5zRgjnt+hu/ySRGQRYj9Qn6Vg70AKC5CiJHDSF7 AZ4fpFf5V4JJLa8BMjAX5WdPDTeyoDHOmtpkEk7dk1mqHfbwb9cuOO6OTYUO138k3x CTDI3IBVpIZbt3sIYb9bem7h2eSA4tJPZ+RtUi/gcm2pLrL0Jcb6Doh+BugsMpTlUC I8sotQOCShlij8w9msgvVAbwqeLjF8u+bSPMnjHgxwHNOfkxH32/LMmINdkrIom5lX PPYyhtRvfdK5w== Received: by mail-ed1-f70.google.com with SMTP id v18-20020a056402349200b003f8d3b7ee8dso146695edc.23 for ; Tue, 11 Jan 2022 12:18:26 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=qOaRUROfrpI3SIhXN7Ou45B8JkhhBysAxr+Auoc3w68=; b=2ojkCYOnH0ku3uC/lqcCW7suYSzE4UTGfKU4yJicTPTZ2vfEmNCkOc6HG3bv+HxvhX IBZkQJ8k8I2oJptpEebZqa/es0ks0kFj0D0VRqqUY96nI9nHmh4oJwECjxx0l1HWxJ4o zv39jDL8Qgl66uVCxeHb0e3aO4ycoCyQrgudEBBVRx33//CGRdd0pJb38LiAITyxc9Mr 3hd8lg4JU+eDzwjgA5ZiQcA8gv2B5OfCOJGMCUJNYO2nAi5Ye3oGu3ZajrffpnGrIauz h5FLU0dK8cPi2WYU7tf1Nnn2H7TFfYDTLNa50Vl7AAuIvXP8PHWetHSh6mc79UCkL0IN Q9uw== X-Gm-Message-State: AOAM530+sCNM1QK4wSyMyLmDinXkJRBrSaXKaPRGRH7u1+ng5cZ6UcQ+ aZodbFZV2PQNfYwnZL0xwx44td+OBXgkD5/yMuI//xSI/mjO535LwbgetIezc6nmBKBDsVD0nm+ EuL1oS/LBsk2uat5N6hop9UtQPQAx1taFTMO9Q5lLKA== X-Received: by 2002:a17:906:12c7:: with SMTP id l7mr4871351ejb.648.1641932303985; Tue, 11 Jan 2022 12:18:23 -0800 (PST) X-Google-Smtp-Source: ABdhPJxbUiT9qzjF234m+om9DKOEbVb3AAOsmaHJTCIzjh2x1y8O8SljdjMt5eaD0veOSvBoG34jTA== X-Received: by 2002:a17:906:12c7:: with SMTP id l7mr4871335ejb.648.1641932303637; Tue, 11 Jan 2022 12:18:23 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:23 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 23/28] ARM: dts: s5pv210: align pinctrl with dtschema Date: Tue, 11 Jan 2022 21:17:17 +0100 Message-Id: <20220111201722.327219-17-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s5pv210-aquila.dts | 2 +- arch/arm/boot/dts/s5pv210-aries.dtsi | 40 ++-- arch/arm/boot/dts/s5pv210-fascinate4g.dts | 12 +- arch/arm/boot/dts/s5pv210-galaxys.dts | 16 +- arch/arm/boot/dts/s5pv210-pinctrl.dtsi | 226 +++++++++++----------- 5 files changed, 148 insertions(+), 148 deletions(-) diff --git a/arch/arm/boot/dts/s5pv210-aquila.dts b/arch/arm/boot/dts/s5pv2= 10-aquila.dts index 6423348034b6..54de3bc77c30 100644 --- a/arch/arm/boot/dts/s5pv210-aquila.dts +++ b/arch/arm/boot/dts/s5pv210-aquila.dts @@ -391,7 +391,7 @@ timing0: timing { }; =20 &pinctrl0 { - t_flash_detect: t-flash-detect { + t_flash_detect: t-flash-detect-pins { samsung,pins =3D "gph3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/s5pv210-aries.dtsi b/arch/arm/boot/dts/s5pv2= 10-aries.dtsi index 160f8cd9a68d..c8f1c324a6c2 100644 --- a/arch/arm/boot/dts/s5pv210-aries.dtsi +++ b/arch/arm/boot/dts/s5pv210-aries.dtsi @@ -645,21 +645,21 @@ &mfc { }; =20 &pinctrl0 { - bt_reset: bt-reset { + bt_reset: bt-reset-pins { samsung,pins =3D "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wlan_bt_en: wlan-bt-en { + wlan_bt_en: wlan-bt-en-pins { samsung,pins =3D "gpb-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-val =3D <1>; }; =20 - codec_ldo: codec-ldo { + codec_ldo: codec-ldo-pins { samsung,pins =3D "gpf3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -671,19 +671,19 @@ prox_i2c_pins: gp2a-i2c-pins { samsung,pin-drv =3D ; }; =20 - wlan_gpio_rst: wlan-gpio-rst { + wlan_gpio_rst: wlan-gpio-rst-pins { samsung,pins =3D "gpg1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_wake: bt-wake { + bt_wake: bt-wake-pins { samsung,pins =3D "gpg3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - gp2a_irq: gp2a-irq { + gp2a_irq: gp2a-irq-pins { samsung,pins =3D "gph0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -698,67 +698,67 @@ pmic_dvs_pins: pmic-dvs-pins { samsung,pin-val =3D <0>; }; =20 - pmic_irq: pmic-irq { + pmic_irq: pmic-irq-pins { samsung,pins =3D "gph0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wifi_host_wake: wifi-host-wake { + wifi_host_wake: wifi-host-wake-pins { samsung,pins =3D "gph2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - bt_host_wake: bt-host-wake { + bt_host_wake: bt-host-wake-pins { samsung,pins =3D "gph2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - musb_irq: musq-irq { + musb_irq: musq-irq-pins { samsung,pins =3D "gph2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tf_detect: tf-detect { + tf_detect: tf-detect-pins { samsung,pins =3D "gph3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wifi_wake: wifi-wake { + wifi_wake: wifi-wake-pins { samsung,pins =3D "gph3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - magnetometer_i2c_pins: yas529-i2c-pins { + magnetometer_i2c_pins: yas529-i2c-pins-pins { samsung,pins =3D "gpj0-0", "gpj0-1"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ts_irq: ts-irq { + ts_irq: ts-irq-pins { samsung,pins =3D "gpj0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - vibrator_ena: vibrator-ena { + vibrator_ena: vibrator-ena-pins { samsung,pins =3D "gpj1-1"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - gp2a_power: gp2a-power { + gp2a_power: gp2a-power-pins { samsung,pins =3D "gpj1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -771,7 +771,7 @@ touchkey_i2c_pins: touchkey-i2c-pins { samsung,pin-drv =3D ; }; =20 - touchkey_vdd_ena: touchkey-vdd-ena { + touchkey_vdd_ena: touchkey-vdd-ena-pins { samsung,pins =3D "gpj3-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; @@ -789,13 +789,13 @@ accel_i2c_pins: accel-i2c-pins { samsung,pin-drv =3D ; }; =20 - pmic_i2c_pins: pmic-i2c-pins { + pmic_i2c_pins: pmic-i2c-pins-pins { samsung,pins =3D "gpj4-0", "gpj4-3"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - touchkey_irq: touchkey-irq { + touchkey_irq: touchkey-irq-pins { samsung,pins =3D "gpj4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -820,7 +820,7 @@ sound_i2c_pins: sound-i2c-pins { samsung,pin-drv =3D ; }; =20 - panel_rst: panel-rst { + panel_rst: panel-rst-pins { samsung,pins =3D "mp05-5"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; diff --git a/arch/arm/boot/dts/s5pv210-fascinate4g.dts b/arch/arm/boot/dts/= s5pv210-fascinate4g.dts index 7427c84f1126..dfb2ee65e4a8 100644 --- a/arch/arm/boot/dts/s5pv210-fascinate4g.dts +++ b/arch/arm/boot/dts/s5pv210-fascinate4g.dts @@ -126,39 +126,39 @@ &pinctrl0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep_cfg>; =20 - headset_det: headset-det { + headset_det: headset-det-pins { samsung,pins =3D "gph0-6", "gph3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - fg_irq: fg-irq { + fg_irq: fg-irq-pins { samsung,pins =3D "gph3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - headset_micbias_ena: headset-micbias-ena { + headset_micbias_ena: headset-micbias-ena-pins { samsung,pins =3D "gpj2-5"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - earpath_sel: earpath-sel { + earpath_sel: earpath-sel-pins { samsung,pins =3D "gpj2-6"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - main_micbias_ena: main-micbias-ena { + main_micbias_ena: main-micbias-ena-pins { samsung,pins =3D "gpj4-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 /* Based on vendor kernel v2.6.35.7 */ - sleep_cfg: sleep-cfg { + sleep_cfg: sleep-state { PIN_SLP(gpa0-0, PREV, NONE); PIN_SLP(gpa0-1, PREV, NONE); PIN_SLP(gpa0-2, PREV, NONE); diff --git a/arch/arm/boot/dts/s5pv210-galaxys.dts b/arch/arm/boot/dts/s5pv= 210-galaxys.dts index eeec2bdece11..a78caaa1f3c5 100644 --- a/arch/arm/boot/dts/s5pv210-galaxys.dts +++ b/arch/arm/boot/dts/s5pv210-galaxys.dts @@ -150,53 +150,53 @@ &pinctrl0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep_cfg>; =20 - fm_i2c_pins: fm-i2c-pins { + fm_i2c_pins: fm-i2c-pins-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - headset_det: headset-det { + headset_det: headset-det-pins { samsung,pins =3D "gph0-6", "gph3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - fm_irq: fm-irq { + fm_irq: fm-irq-pins { samsung,pins =3D "gpj2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fm_rst: fm-rst { + fm_rst: fm-rst-pins { samsung,pins =3D "gpj2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - earpath_sel: earpath-sel { + earpath_sel: earpath-sel-pins { samsung,pins =3D "gpj2-6"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - massmemory_en: massmemory-en { + massmemory_en: massmemory-en-pins { samsung,pins =3D "gpj2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - micbias_reg_ena: micbias-reg-ena { + micbias_reg_ena: micbias-reg-ena-pins { samsung,pins =3D "gpj4-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 /* Based on CyanogenMod 3.0.101 kernel */ - sleep_cfg: sleep-cfg { + sleep_cfg: sleep-state { PIN_SLP(gpa0-0, PREV, NONE); PIN_SLP(gpa0-1, PREV, NONE); PIN_SLP(gpa0-2, PREV, NONE); diff --git a/arch/arm/boot/dts/s5pv210-pinctrl.dtsi b/arch/arm/boot/dts/s5p= v210-pinctrl.dtsi index b8c5172c31dd..ae34e7e57892 100644 --- a/arch/arm/boot/dts/s5pv210-pinctrl.dtsi +++ b/arch/arm/boot/dts/s5pv210-pinctrl.dtsi @@ -26,7 +26,7 @@ _pin { \ } =20 &pinctrl0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -34,7 +34,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -42,7 +42,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -50,7 +50,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -58,7 +58,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -66,7 +66,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -74,7 +74,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -82,7 +82,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -90,7 +90,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -98,7 +98,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -106,7 +106,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -114,7 +114,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -122,7 +122,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -130,7 +130,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -138,7 +138,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -146,7 +146,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -154,7 +154,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -162,7 +162,7 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -170,7 +170,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -178,7 +178,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - gpj2: gpj2 { + gpj2: gpj2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -186,7 +186,7 @@ gpj2: gpj2 { #interrupt-cells =3D <2>; }; =20 - gpj3: gpj3 { + gpj3: gpj3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -194,7 +194,7 @@ gpj3: gpj3 { #interrupt-cells =3D <2>; }; =20 - gpj4: gpj4 { + gpj4: gpj4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -202,47 +202,47 @@ gpj4: gpj4 { #interrupt-cells =3D <2>; }; =20 - gpi: gpi { + gpi: gpi-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp01: mp01 { + mp01: mp01-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp02: mp02 { + mp02: mp02-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp03: mp03 { + mp03: mp03-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp04: mp04 { + mp04: mp04-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp05: mp05 { + mp05: mp05-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp06: mp06 { + mp06: mp06-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp07: mp07 { + mp07: mp07-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; interrupt-controller; interrupt-parent =3D <&vic0>; @@ -252,7 +252,7 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; interrupt-controller; interrupt-parent =3D <&vic0>; @@ -262,7 +262,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gph2: gph2 { + gph2: gph2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -270,7 +270,7 @@ gph2: gph2 { #interrupt-cells =3D <2>; }; =20 - gph3: gph3 { + gph3: gph3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -278,77 +278,77 @@ gph3: gph3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio: uart-audio { + uart_audio: uart-audio-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpi-0", "gpi-1", "gpi-2", "gpi-3", "gpi-4", "gpi-5", "gpi-6"; samsung,pin-function =3D ; @@ -356,7 +356,7 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -364,7 +364,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -372,7 +372,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -380,7 +380,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -388,7 +388,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -396,7 +396,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -404,371 +404,371 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpd1-4", "gpd1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row0: keypad-row-0 { + keypad_row0: keypad-row-0-pins { samsung,pins =3D "gph3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row1: keypad-row-1 { + keypad_row1: keypad-row-1-pins { samsung,pins =3D "gph3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row2: keypad-row-2 { + keypad_row2: keypad-row-2-pins { samsung,pins =3D "gph3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row3: keypad-row-3 { + keypad_row3: keypad-row-3-pins { samsung,pins =3D "gph3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row4: keypad-row-4 { + keypad_row4: keypad-row-4-pins { samsung,pins =3D "gph3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row5: keypad-row-5 { + keypad_row5: keypad-row-5-pins { samsung,pins =3D "gph3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row6: keypad-row-6 { + keypad_row6: keypad-row-6-pins { samsung,pins =3D "gph3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row7: keypad-row-7 { + keypad_row7: keypad-row-7-pins { samsung,pins =3D "gph3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col0: keypad-col-0 { + keypad_col0: keypad-col-0-pins { samsung,pins =3D "gph2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col1: keypad-col-1 { + keypad_col1: keypad-col-1-pins { samsung,pins =3D "gph2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col2: keypad-col-2 { + keypad_col2: keypad-col-2-pins { samsung,pins =3D "gph2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col3: keypad-col-3 { + keypad_col3: keypad-col-3-pins { samsung,pins =3D "gph2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col4: keypad-col-4 { + keypad_col4: keypad-col-4-pins { samsung,pins =3D "gph2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col5: keypad-col-5 { + keypad_col5: keypad-col-5-pins { samsung,pins =3D "gph2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col6: keypad-col-6 { + keypad_col6: keypad-col-6-pins { samsung,pins =3D "gph2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col7: keypad-col-7 { + keypad_col7: keypad-col-7-pins { samsung,pins =3D "gph2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpg0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpg0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpg0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpg0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpg0-3", "gpg0-4", "gpg0-5", "gpg0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpg1-3", "gpg1-4", "gpg1-5", "gpg1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpg1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpg1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpg1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpg1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpg1-3", "gpg1-4", "gpg1-5", "gpg1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpg2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpg2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpg2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpg2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpg2-3", "gpg2-4", "gpg2-5", "gpg2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpg3-3", "gpg3-4", "gpg3-5", "gpg3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpg3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpg3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpg3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpg3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpg3-3", "gpg3-4", "gpg3-5", "gpg3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint0: ext-int0 { + eint0: ext-int0-pins { samsung,pins =3D "gph0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint8: ext-int8 { + eint8: ext-int8-pins { samsung,pins =3D "gph1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint15: ext-int15 { + eint15: ext-int15-pins { samsung,pins =3D "gph1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint16: ext-int16 { + eint16: ext-int16-pins { samsung,pins =3D "gph2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint31: ext-int31 { + eint31: ext-int31-pins { samsung,pins =3D "gph3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_io: cam-port-a-io { + cam_port_a_io: cam-port-a-io-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1", "gpe1-2", "gpe1-4"; @@ -777,21 +777,21 @@ cam_port_a_io: cam-port-a-io { samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_active: cam-port-a-clk-active { + cam_port_a_clk_active: cam-port-a-clk-active-pins { samsung,pins =3D "gpe1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_idle: cam-port-a-clk-idle { + cam_port_a_clk_idle: cam-port-a-clk-idle-pins { samsung,pins =3D "gpe1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_io: cam-port-b-io { + cam_port_b_io: cam-port-b-io-pins { samsung,pins =3D "gpj0-0", "gpj0-1", "gpj0-2", "gpj0-3", "gpj0-4", "gpj0-5", "gpj0-6", "gpj0-7", "gpj1-0", "gpj1-1", "gpj1-2", "gpj1-4"; @@ -800,42 +800,42 @@ cam_port_b_io: cam-port-b-io { samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_active: cam-port-b-clk-active { + cam_port_b_clk_active: cam-port-b-clk-active-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_idle: cam-port-b-clk-idle { + cam_port_b_clk_idle: cam-port-b-clk-idle-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_sync: lcd-sync { + lcd_sync: lcd-sync-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_clk: lcd-clk { + lcd_clk: lcd-clk-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpf0-4", "gpf0-5", "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7", --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E89D3C4167E for ; Tue, 11 Jan 2022 20:19:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346627AbiAKUTI (ORCPT ); Tue, 11 Jan 2022 15:19:08 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60388 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346426AbiAKUS2 (ORCPT ); Tue, 11 Jan 2022 15:18:28 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 5958B40A8A for ; Tue, 11 Jan 2022 20:18:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932306; bh=vYHq1LNBCAX3ntkywSd9Ry3cx+E/Y2LsKlmsDrRxHgg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=OrNKzMX+Bai7wle5gMa0Kct+3moXWW2v3nPUyXsEBX0/U9VYOp6f+Z41FdXBuaFcF UMnM4HTZwcj+PQfjuL8r0gLw0PWXPIghOTu861RrjQmLzIgASQDqaW75H5HT0YKF7d e3DDHjlqtZgjm2FTeRw6Ep98phQcL9IoFYlxY5cd7MiSruMVmJvUtucW1dRV6mcOEa nsIW0CesXu9e7dyDTPUFznno4ROYTAQ6ChJRqlmW+n+v1/DO/Exc7z6RzHmysWsflD XU6TrrqdqCvgcLER76Z6ra2x8FhXZcl6GoRUKDKFqKE9PmZ9HDS33VfphecS0akY2y AZjwpkB5aybnQ== Received: by mail-ed1-f71.google.com with SMTP id eg24-20020a056402289800b003fe7f91df01so206162edb.6 for ; Tue, 11 Jan 2022 12:18:26 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=vYHq1LNBCAX3ntkywSd9Ry3cx+E/Y2LsKlmsDrRxHgg=; b=JBMLjD9/A606/RWk5xGFXTcjoa9e3Pry6kNTUEarYVAfo8yt/OZ42So+KgQO9aTcFk +Ckvw0iskTneNu3cryWdiGxN+8KTYYg6fJxESLXpXgggSjV26hwvtpccMObfMozxtbkd 3AWdNVYQ18A25nWKTDIpUyiFv1Ome23iImDB/TpciuJjtmMk++S3JY07FG8RqEqG2iCk 2ZNRWseX6l4a7M4q+SCOGeVyUgavDuo7cSbo1szSD0zdWW/OrbFe+U10zvaBZNHcbMjI MzLfJgSrMh3O8phMx48HpLBMVhJyyHopvF42EMWQJct3qZxyl8NTuOedHUKoRNpMz0z9 a/LA== X-Gm-Message-State: AOAM533e6/gqgr5w8jQngpZiYz12YUKYeKXCG+aHLDHySIo3wEjJIyuf MfD1PMgW83xk6hSUe3MJ7G+bDJVl6xTzt2b977suVrDbNxMyDkLBI3qtknwaXmebJAysjENwJAT St2+r6tFAXJcTPoq36iWiawnPLnx/LkljA+bFyINWWw== X-Received: by 2002:a17:907:6e23:: with SMTP id sd35mr2534667ejc.615.1641932305145; Tue, 11 Jan 2022 12:18:25 -0800 (PST) X-Google-Smtp-Source: ABdhPJzrO6MKyoqs+x2Wck+GnJ65xd0H5Go95SUgUhOACIiMOaKVkgRMQnwK8wb/BW8ZruAP0JAY1w== X-Received: by 2002:a17:907:6e23:: with SMTP id sd35mr2534644ejc.615.1641932304607; Tue, 11 Jan 2022 12:18:24 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:24 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar , Rob Herring Subject: [PATCH v2 24/28] dt-bindings: pinctrl: samsung: convert to dtschema Date: Tue, 11 Jan 2022 21:17:18 +0100 Message-Id: <20220111201722.327219-18-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Convert the Samsung SoC (S3C24xx, S3C64xx, S5Pv210, Exynos) pin controller bindings to DT schema format. Parts of description and DTS example was copied from existing sources, so keep the license as GPL-2.0-only. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Sam Protsenko Reviewed-by: Rob Herring --- .../pinctrl/samsung,pinctrl-gpio-bank.yaml | 52 +++ .../pinctrl/samsung,pinctrl-pins-cfg.yaml | 81 ++++ .../samsung,pinctrl-wakeup-interrupt.yaml | 85 ++++ .../bindings/pinctrl/samsung,pinctrl.yaml | 392 ++++++++++++++++++ .../bindings/pinctrl/samsung-pinctrl.txt | 383 ----------------- MAINTAINERS | 2 +- 6 files changed, 611 insertions(+), 384 deletions(-) create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-gpio-bank.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-pins-cfg.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-wakeup-interrupt.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl.yaml delete mode 100644 Documentation/devicetree/bindings/pinctrl/samsung-pinct= rl.txt diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-gpio= -bank.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-gpio= -bank.yaml new file mode 100644 index 000000000000..f73348c54748 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-gpio-bank.y= aml @@ -0,0 +1,52 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-gpio-bank.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller - gpio bank + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + GPIO bank description for Samsung S3C/S5P/Exynos SoC pin controller. + + See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for + additional information and example. + +properties: + '#gpio-cells': + const: 2 + + gpio-controller: true + + '#interrupt-cells': + description: + For GPIO banks supporting external GPIO interrupts or external wake-= up + interrupts. + const: 2 + + interrupt-controller: + description: + For GPIO banks supporting external GPIO interrupts or external wake-= up + interrupts. + + interrupts: + description: + For GPIO banks supporting direct external wake-up interrupts (without + multiplexing). Number of interrupts must match number of wake-up ca= pable + pins of this bank. + minItems: 1 + maxItems: 8 + +required: + - '#gpio-cells' + - gpio-controller + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-pins= -cfg.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-pins-= cfg.yaml new file mode 100644 index 000000000000..c71939ac8b63 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-pins-cfg.ya= ml @@ -0,0 +1,81 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-pins-cfg.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller - pins configuration + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + Pins configuration for Samsung S3C/S5P/Exynos SoC pin controller. + + The values used for config properties should be derived from the hardware + manual and these values are programmed as-is into the pin pull up/down a= nd + driver strength register of the pin-controller. + See also include/dt-bindings/pinctrl/samsung.h with useful constants. + + See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for + additional information and example. + +properties: + samsung,pins: + description: | + List of pins to configure. For initial and sleep states, the maximum + number is one pin. In other cases there is no upper limit. + + The pins should use lowercase names matching hardware manual, e.g. f= or + GPA0 bank: gpa0-0, gpa0-1, gpa0-2. + $ref: /schemas/types.yaml#/definitions/string-array + + samsung,pin-function: + description: | + The pin function selection that should be applied on the pins listed= in the + child node is specified using the "samsung,pin-function" property. T= he value + of this property that should be applied to each of the pins listed i= n the + "samsung,pins" property should be picked from the hardware manual of= the SoC + for the specified pin group. This property is optional in the child = node if + no specific function selection is desired for the pins listed in the= child + node. The value of this property is used as-is to program the pin-co= ntroller + function selector register of the pin-bank. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + + samsung,pin-drv: + description: Drive strength configuration. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + + samsung,pin-pud: + description: Pull up/down configuration. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + samsung,pin-val: + description: Initial value of pin output buffer. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1] + + samsung,pin-con-pdn: + description: Function in power down mode. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + samsung,pin-pud-pdn: + description: Pull up/down configuration in power down mode. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + +required: + - samsung,pins + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wake= up-interrupt.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-wakeup-interrupt.yaml new file mode 100644 index 000000000000..6b684a53119b --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wakeup-inte= rrupt.yaml @@ -0,0 +1,85 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-wakeup-interrup= t.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller - wake-up interrupt contr= oller + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + External wake-up interrupts for Samsung S3C/S5P/Exynos SoC pin controlle= r. + Only one pin-controller device node can include external wake-up interru= pts + child node (in other words, only one External wake-up interrupts + pin-controller is supported). + + See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for + additional information and example. + +properties: + compatible: + enum: + - samsung,s3c2410-wakeup-eint + - samsung,s3c2412-wakeup-eint + - samsung,s3c64xx-wakeup-eint + - samsung,s5pv210-wakeup-eint + - samsung,exynos4210-wakeup-eint + - samsung,exynos7-wakeup-eint + + interrupts: + description: + Interrupt used by multiplexed external wake-up interrupts. + minItems: 1 + maxItems: 6 + +required: + - compatible + - interrupts + +allOf: + - if: + properties: + compatible: + contains: + enum: + - samsung,s3c2410-wakeup-eint + - samsung,s3c2412-wakeup-eint + then: + properties: + interrupts: + minItems: 6 + maxItems: 6 + + - if: + properties: + compatible: + contains: + const: samsung,s3c64xx-wakeup-eint + then: + properties: + interrupts: + minItems: 4 + maxItems: 4 + + - if: + properties: + compatible: + contains: + enum: + - samsung,s5pv210-wakeup-eint + - samsung,exynos4210-wakeup-eint + - samsung,exynos7-wakeup-eint + then: + properties: + interrupts: + minItems: 1 + maxItems: 1 + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml= b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml new file mode 100644 index 000000000000..28f0851d07bb --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml @@ -0,0 +1,392 @@ +# SPDX-License-Identifier: GPL-2.0-only +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + Pin group settings (like drive strength, pull up/down) are available as + macros in include/dt-bindings/pinctrl/samsung.h. + + All the pin controller nodes should be represented in the aliases node u= sing + the following format 'pinctrl{n}' where n is a unique number for the ali= as. + + The controller supports three types of interrupts:: + - External GPIO interrupts (see interrupts property in pin controller n= ode); + + - External wake-up interrupts - multiplexed (capable of waking up the s= ystem + see interrupts property in external wake-up interrupt controller node= - + samsung,pinctrl-wakeup-interrupt.yaml); + + - External wake-up interrupts - direct (capable of waking up the system= , see + interrupts property in every bank of pin controller with external wak= e-up + interrupt controller - samsung,pinctrl-gpio-bank.yaml). + +properties: + $nodename: + pattern: "^pinctrl(@.*)?" + + compatible: + enum: + - samsung,s3c2412-pinctrl + - samsung,s3c2416-pinctrl + - samsung,s3c2440-pinctrl + - samsung,s3c2450-pinctrl + - samsung,s3c64xx-pinctrl + - samsung,s5pv210-pinctrl + - samsung,exynos3250-pinctrl + - samsung,exynos4210-pinctrl + - samsung,exynos4x12-pinctrl + - samsung,exynos5250-pinctrl + - samsung,exynos5260-pinctrl + - samsung,exynos5410-pinctrl + - samsung,exynos5420-pinctrl + - samsung,exynos5433-pinctrl + - samsung,exynos7-pinctrl + - samsung,exynos7885-pinctrl + - samsung,exynos850-pinctrl + - samsung,exynosautov9-pinctrl + + interrupts: + description: + Required for GPIO banks supporting external GPIO interrupts. + maxItems: 1 + + power-domains: + maxItems: 1 + + reg: + description: + Second base address of the pin controller if the specific registers = of + the pin controller are separated into the different base address. + Only certain banks of certain pin controller might need it. + minItems: 1 + maxItems: 2 + + wakeup-interrupt-controller: + $ref: samsung,pinctrl-wakeup-interrupt.yaml + +patternProperties: + "^[a-z]+[0-9]*-gpio-bank$": + description: + Pin banks of the controller are represented by child nodes of the + controller node. Bank name is taken from name of the node. + $ref: samsung,pinctrl-gpio-bank.yaml + + "^[a-z0-9-]+-pins$": + oneOf: + - $ref: samsung,pinctrl-pins-cfg.yaml + required: + - samsung,pins + - type: object + patternProperties: + "^[a-z0-9-]+-pins$": + $ref: samsung,pinctrl-pins-cfg.yaml + + additionalProperties: false + + "^(initial|sleep)-state$": + patternProperties: + "^(pin-[a-z0-9-]+|[a-z0-9-]+-pin)$": + $ref: samsung,pinctrl-pins-cfg.yaml + + properties: + samsung,pins: + description: See samsung,pinctrl-pins-cfg.yaml + $ref: /schemas/types.yaml#/definitions/string-array + maxItems: 1 + + required: + - samsung,pins + + unevaluatedProperties: false + +required: + - compatible + - reg + +allOf: + - $ref: "pinctrl.yaml#" + - if: + properties: + compatible: + contains: + const: samsung,exynos5433-pinctrl + then: + properties: + reg: + minItems: 1 + maxItems: 2 + else: + properties: + reg: + minItems: 1 + maxItems: 1 + +additionalProperties: false + +examples: + - | + #include + + pinctrl@7f008000 { + compatible =3D "samsung,s3c64xx-pinctrl"; + reg =3D <0x7f008000 0x1000>; + interrupt-parent =3D <&vic1>; + interrupts =3D <21>; + + wakeup-interrupt-controller { + compatible =3D "samsung,s3c64xx-wakeup-eint"; + interrupts-extended =3D <&vic0 0>, + <&vic0 1>, + <&vic1 0>, + <&vic1 1>; + }; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpa-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + // ... + + uart0-data-pins { + samsung,pins =3D "gpa-0", "gpa-1"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + }; + + // ... + }; + + - | + #include + #include + + pinctrl@11400000 { + compatible =3D "samsung,exynos4210-pinctrl"; + reg =3D <0x11400000 0x1000>; + interrupts =3D ; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sleep0>; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpa0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + // ... + + uart0-data-pins { + samsung,pins =3D "gpa0-0", "gpa0-1"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + // ... + + sleep0: sleep-state { + gpa0-0-pin { + samsung,pins =3D "gpa0-0"; + samsung,pin-con-pdn =3D ; + samsung,pin-pud-pdn =3D ; + }; + + gpa0-1-pin { + samsung,pins =3D "gpa0-1"; + samsung,pin-con-pdn =3D ; + samsung,pin-pud-pdn =3D ; + }; + + // ... + }; + }; + + - | + #include + #include + + pinctrl@11000000 { + compatible =3D "samsung,exynos4210-pinctrl"; + reg =3D <0x11000000 0x1000>; + interrupts =3D ; + + wakeup-interrupt-controller { + compatible =3D "samsung,exynos4210-wakeup-eint"; + interrupt-parent =3D <&gic>; + interrupts =3D ; + }; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpj0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + /* Pin bank without external interrupts */ + gpy0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + }; + + /* Pin bank with external direct wake-up interrupts */ + gpx0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + interrupt-parent =3D <&gic>; + interrupts =3D , + , + , + , + , + , + , + ; + #interrupt-cells =3D <2>; + }; + + // ... + + sd0-clk-pins { + samsung,pins =3D "gpk0-0"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + sd4-bus-width8-pins { + part-1-pins { + samsung,pins =3D "gpk0-3", "gpk0-4", + "gpk0-5", "gpk0-6"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + part-2-pins { + samsung,pins =3D "gpk1-3", "gpk1-4", + "gpk1-5", "gpk1-6"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + }; + + // ... + + otg-gp-pins { + samsung,pins =3D "gpx3-3"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + samsung,pin-val =3D <0>; + }; + }; + + - | + #include + #include + + pinctrl@10580000 { + compatible =3D "samsung,exynos5433-pinctrl"; + reg =3D <0x10580000 0x1a20>, <0x11090000 0x100>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&initial_alive>; + + wakeup-interrupt-controller { + compatible =3D "samsung,exynos7-wakeup-eint"; + interrupts =3D ; + }; + + /* Pin bank with external direct wake-up interrupts */ + gpa0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + interrupt-parent =3D <&gic>; + interrupts =3D , + , + , + , + , + , + , + ; + #interrupt-cells =3D <2>; + }; + + // ... + + te-irq-pins { + samsung,pins =3D "gpf1-3"; + samsung,pin-function =3D <0xf>; + }; + + // .. + + initial_alive: initial-state { + gpa0-0-pin { + samsung,pins =3D "gpa0-0"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + // ... + }; + }; + + - | + #include + #include + + pinctrl@114b0000 { + compatible =3D "samsung,exynos5433-pinctrl"; + reg =3D <0x114b0000 0x1000>; + interrupts =3D ; + power-domains =3D <&pd_aud>; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpz0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + // ... + + i2s0-bus-pins { + samsung,pins =3D "gpz0-0", "gpz0-1", "gpz0-2", "gpz0-3", + "gpz0-4", "gpz0-5", "gpz0-6"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + // ... + }; diff --git a/Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt = b/Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt deleted file mode 100644 index 9e70edceb21b..000000000000 --- a/Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt +++ /dev/null @@ -1,383 +0,0 @@ -Samsung GPIO and Pin Mux/Config controller - -Samsung's ARM based SoC's integrates a GPIO and Pin mux/config hardware -controller. It controls the input/output settings on the available pads/pi= ns -and also provides ability to multiplex and configure the output of various -on-chip controllers onto these pads. - -Required Properties: -- compatible: should be one of the following. - - "samsung,s3c2412-pinctrl": for S3C2412-compatible pin-controller, - - "samsung,s3c2416-pinctrl": for S3C2416-compatible pin-controller, - - "samsung,s3c2440-pinctrl": for S3C2440-compatible pin-controller, - - "samsung,s3c2450-pinctrl": for S3C2450-compatible pin-controller, - - "samsung,s3c64xx-pinctrl": for S3C64xx-compatible pin-controller, - - "samsung,s5pv210-pinctrl": for S5PV210-compatible pin-controller, - - "samsung,exynos3250-pinctrl": for Exynos3250 compatible pin-controller. - - "samsung,exynos4210-pinctrl": for Exynos4210 compatible pin-controller. - - "samsung,exynos4x12-pinctrl": for Exynos4x12 compatible pin-controller. - - "samsung,exynos5250-pinctrl": for Exynos5250 compatible pin-controller. - - "samsung,exynos5260-pinctrl": for Exynos5260 compatible pin-controller. - - "samsung,exynos5410-pinctrl": for Exynos5410 compatible pin-controller. - - "samsung,exynos5420-pinctrl": for Exynos5420 compatible pin-controller. - - "samsung,exynos5433-pinctrl": for Exynos5433 compatible pin-controller. - - "samsung,exynos7-pinctrl": for Exynos7 compatible pin-controller. - - "samsung,exynos7885-pinctrl": for Exynos7885 compatible pin-controller. - - "samsung,exynos850-pinctrl": for Exynos850 compatible pin-controller. - - "samsung,exynosautov9-pinctrl": for ExynosAutov9 compatible pin-contro= ller. - -- reg: Base address of the pin controller hardware module and length of - the address space it occupies. - - - reg: Second base address of the pin controller if the specific registe= rs - of the pin controller are separated into the different base address. - - Eg: GPF[1-5] of Exynos5433 are separated into the two base address. - - First base address is for GPAx and GPF[1-5] external interrupt - registers. - - Second base address is for GPF[1-5] pinctrl registers. - - pinctrl_0: pinctrl@10580000 { - compatible =3D "samsung,exynos5433-pinctrl"; - reg =3D <0x10580000 0x1a20>, <0x11090000 0x100>; - - wakeup-interrupt-controller { - compatible =3D "samsung,exynos7-wakeup-eint"; - interrupts =3D <0 16 0>; - }; - }; - -- Pin banks as child nodes: Pin banks of the controller are represented by= child - nodes of the controller node. Bank name is taken from name of the node. = Each - bank node must contain following properties: - - - gpio-controller: identifies the node as a gpio controller and pin bank. - - #gpio-cells: number of cells in GPIO specifier. Since the generic GPIO - binding is used, the amount of cells must be specified as 2. See the b= elow - mentioned gpio binding representation for description of particular ce= lls. - - Eg: <&gpx2 6 0> - <[phandle of the gpio controller node] - [pin number within the gpio controller] - [flags]> - - Values for gpio specifier: - - Pin number: is a value between 0 to 7. - - Flags: 0 - Active High - 1 - Active Low - -- Pin mux/config groups as child nodes: The pin mux (selecting pin function - mode) and pin config (pull up/down, driver strength) settings are repres= ented - as child nodes of the pin-controller node. There should be at least one - child node and there is no limit on the count of these child nodes. It is - also possible for a child node to consist of several further child nodes - to allow grouping multiple pinctrl groups into one. The format of second - level child nodes is exactly the same as for first level ones and is - described below. - - The child node should contain a list of pin(s) on which a particular pin - function selection or pin configuration (or both) have to applied. This - list of pins is specified using the property name "samsung,pins". There - should be at least one pin specified for this property and there is no u= pper - limit on the count of pins that can be specified. The pins are specified - using pin names which are derived from the hardware manual of the SoC. As - an example, the pins in GPA0 bank of the pin controller can be represent= ed - as "gpa0-0", "gpa0-1", "gpa0-2" and so on. The names should be in lower = case. - The format of the pin names should be (as per the hardware manual) - "[pin bank name]-[pin number within the bank]". - - The pin function selection that should be applied on the pins listed in = the - child node is specified using the "samsung,pin-function" property. The v= alue - of this property that should be applied to each of the pins listed in the - "samsung,pins" property should be picked from the hardware manual of the= SoC - for the specified pin group. This property is optional in the child node= if - no specific function selection is desired for the pins listed in the chi= ld - node. The value of this property is used as-is to program the pin-contro= ller - function selector register of the pin-bank. - - The child node can also optionally specify one or more of the pin - configuration that should be applied on all the pins listed in the - "samsung,pins" property of the child node. The following pin configurati= on - properties are supported. - - - samsung,pin-val: Initial value of pin output buffer. - - samsung,pin-pud: Pull up/down configuration. - - samsung,pin-drv: Drive strength configuration. - - samsung,pin-pud-pdn: Pull up/down configuration in power down mode. - - samsung,pin-drv-pdn: Drive strength configuration in power down mode. - - The values specified by these config properties should be derived from t= he - hardware manual and these values are programmed as-is into the pin - pull up/down and driver strength register of the pin-controller. - - Note: A child should include at least a pin function selection property = or - pin configuration property (one or more) or both. - - The client nodes that require a particular pin function selection and/or - pin configuration should use the bindings listed in the "pinctrl-binding= s.txt" - file. - -External GPIO and Wakeup Interrupts: - -The controller supports two types of external interrupts over gpio. The fi= rst -is the external gpio interrupt and second is the external wakeup interrupt= s. -The difference between the two is that the external wakeup interrupts can = be -used as system wakeup events. - -A. External GPIO Interrupts: For supporting external gpio interrupts, the - following properties should be specified in the pin-controller device n= ode. - - - interrupts: interrupt specifier for the controller. The format and va= lue of - the interrupt specifier depends on the interrupt parent for the contr= oller. - - In addition, following properties must be present in node of every bank - of pins supporting GPIO interrupts: - - - interrupt-controller: identifies the controller node as interrupt-par= ent. - - #interrupt-cells: the value of this property should be 2. - - First Cell: represents the external gpio interrupt number local to = the - external gpio interrupt space of the controller. - - Second Cell: flags to identify the type of the interrupt - - 1 =3D rising edge triggered - - 2 =3D falling edge triggered - - 3 =3D rising and falling edge triggered - - 4 =3D high level triggered - - 8 =3D low level triggered - -B. External Wakeup Interrupts: For supporting external wakeup interrupts, a - child node representing the external wakeup interrupt controller should= be - included in the pin-controller device node. - - Only one pin-controller device node can include external wakeup interru= pts - child node (in other words, only one External Wakeup Interrupts - pin-controller is supported). - - This child node should include following properties: - - - compatible: identifies the type of the external wakeup interrupt cont= roller - The possible values are: - - samsung,s3c2410-wakeup-eint: represents wakeup interrupt controller - found on Samsung S3C24xx SoCs except S3C2412 and S3C2413, - - samsung,s3c2412-wakeup-eint: represents wakeup interrupt controller - found on Samsung S3C2412 and S3C2413 SoCs, - - samsung,s3c64xx-wakeup-eint: represents wakeup interrupt controller - found on Samsung S3C64xx SoCs, - - samsung,s5pv210-wakeup-eint: represents wakeup interrupt controller - found on Samsung S5Pv210 SoCs, - - samsung,exynos4210-wakeup-eint: represents wakeup interrupt control= ler - found on Samsung Exynos4210 and S5PC110/S5PV210 SoCs. - - samsung,exynos7-wakeup-eint: represents wakeup interrupt controller - found on Samsung Exynos7 SoC. - - interrupts: interrupt used by multiplexed wakeup interrupts. - - In addition, following properties must be present in node of every bank - of pins supporting wake-up interrupts: - - - interrupt-controller: identifies the node as interrupt-parent. - - #interrupt-cells: the value of this property should be 2 - - First Cell: represents the external wakeup interrupt number local to - the external wakeup interrupt space of the controller. - - Second Cell: flags to identify the type of the interrupt - - 1 =3D rising edge triggered - - 2 =3D falling edge triggered - - 3 =3D rising and falling edge triggered - - 4 =3D high level triggered - - 8 =3D low level triggered - - Node of every bank of pins supporting direct wake-up interrupts (without - multiplexing) must contain following properties: - - - interrupts: interrupts of the interrupt parent which are used for ext= ernal - wakeup interrupts from pins of the bank, must contain interrupts for = all - pins of the bank. - -Aliases: - -All the pin controller nodes should be represented in the aliases node usi= ng -the following format 'pinctrl{n}' where n is a unique number for the alias. - -Aliases for controllers compatible with "samsung,exynos7-pinctrl": -- pinctrl0: pin controller of ALIVE block, -- pinctrl1: pin controller of BUS0 block, -- pinctrl2: pin controller of NFC block, -- pinctrl3: pin controller of TOUCH block, -- pinctrl4: pin controller of FF block, -- pinctrl5: pin controller of ESE block, -- pinctrl6: pin controller of FSYS0 block, -- pinctrl7: pin controller of FSYS1 block, -- pinctrl8: pin controller of BUS1 block, -- pinctrl9: pin controller of AUDIO block, - -Example: A pin-controller node with pin banks: - - pinctrl_0: pinctrl@11400000 { - compatible =3D "samsung,exynos4210-pinctrl"; - reg =3D <0x11400000 0x1000>; - interrupts =3D <0 47 0>; - - /* ... */ - - /* Pin bank without external interrupts */ - gpy0: gpy0 { - gpio-controller; - #gpio-cells =3D <2>; - }; - - /* ... */ - - /* Pin bank with external GPIO or muxed wake-up interrupts */ - gpj0: gpj0 { - gpio-controller; - #gpio-cells =3D <2>; - - interrupt-controller; - #interrupt-cells =3D <2>; - }; - - /* ... */ - - /* Pin bank with external direct wake-up interrupts */ - gpx0: gpx0 { - gpio-controller; - #gpio-cells =3D <2>; - - interrupt-controller; - interrupt-parent =3D <&gic>; - interrupts =3D <0 16 0>, <0 17 0>, <0 18 0>, <0 19 0>, - <0 20 0>, <0 21 0>, <0 22 0>, <0 23 0>; - #interrupt-cells =3D <2>; - }; - - /* ... */ - }; - -Example 1: A pin-controller node with pin groups. - - #include - - pinctrl_0: pinctrl@11400000 { - compatible =3D "samsung,exynos4210-pinctrl"; - reg =3D <0x11400000 0x1000>; - interrupts =3D <0 47 0>; - - /* ... */ - - uart0_data: uart0-data { - samsung,pins =3D "gpa0-0", "gpa0-1"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - uart0_fctl: uart0-fctl { - samsung,pins =3D "gpa0-2", "gpa0-3"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - uart1_data: uart1-data { - samsung,pins =3D "gpa0-4", "gpa0-5"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - uart1_fctl: uart1-fctl { - samsung,pins =3D "gpa0-6", "gpa0-7"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - i2c2_bus: i2c2-bus { - samsung,pins =3D "gpa0-6", "gpa0-7"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - sd4_bus8: sd4-bus-width8 { - part-1 { - samsung,pins =3D "gpk0-3", "gpk0-4", - "gpk0-5", "gpk0-6"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - part-2 { - samsung,pins =3D "gpk1-3", "gpk1-4", - "gpk1-5", "gpk1-6"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - }; - }; - -Example 2: A pin-controller node with external wakeup interrupt controller= node. - - pinctrl_1: pinctrl@11000000 { - compatible =3D "samsung,exynos4210-pinctrl"; - reg =3D <0x11000000 0x1000>; - interrupts =3D <0 46 0> - - /* ... */ - - wakeup-interrupt-controller { - compatible =3D "samsung,exynos4210-wakeup-eint"; - interrupt-parent =3D <&gic>; - interrupts =3D <0 32 0>; - }; - }; - -Example 3: A uart client node that supports 'default' and 'flow-control' s= tates. - - uart@13800000 { - compatible =3D "samsung,exynos4210-uart"; - reg =3D <0x13800000 0x100>; - interrupts =3D <0 52 0>; - pinctrl-names =3D "default", "flow-control; - pinctrl-0 =3D <&uart0_data>; - pinctrl-1 =3D <&uart0_data>, <&uart0_fctl>; - }; - -Example 4: Set up the default pin state for uart controller. - - static int s3c24xx_serial_probe(struct platform_device *pdev) { - struct pinctrl *pinctrl; - - /* ... */ - - pinctrl =3D devm_pinctrl_get_select_default(&pdev->dev); - } - -Example 5: A display port client node that supports 'default' pinctrl state - and gpio binding. - - display-port-controller { - /* ... */ - - samsung,hpd-gpio =3D <&gpx2 6 0>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&dp_hpd>; - }; - -Example 6: Request the gpio for display port controller - - static int exynos_dp_probe(struct platform_device *pdev) - { - int hpd_gpio, ret; - struct device *dev =3D &pdev->dev; - struct device_node *dp_node =3D dev->of_node; - - /* ... */ - - hpd_gpio =3D of_get_named_gpio(dp_node, "samsung,hpd-gpio", 0); - - /* ... */ - - ret =3D devm_gpio_request_one(&pdev->dev, hpd_gpio, GPIOF_IN, - "hpd_gpio"); - /* ... */ - } diff --git a/MAINTAINERS b/MAINTAINERS index 5ea5655a29c3..33005c10e956 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15242,7 +15242,7 @@ L: linux-samsung-soc@vger.kernel.org S: Maintained Q: https://patchwork.kernel.org/project/linux-samsung-soc/list/ T: git git://git.kernel.org/pub/scm/linux/kernel/git/pinctrl/samsung.git -F: Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt +F: Documentation/devicetree/bindings/pinctrl/samsung,pinctrl*yaml F: drivers/pinctrl/samsung/ F: include/dt-bindings/pinctrl/samsung.h =20 --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4A09BC433EF for ; Tue, 11 Jan 2022 20:19:13 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350764AbiAKUTK (ORCPT ); Tue, 11 Jan 2022 15:19:10 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38494 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1345974AbiAKUSa (ORCPT ); Tue, 11 Jan 2022 15:18:30 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 06B4A4004D for ; Tue, 11 Jan 2022 20:18:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932309; bh=B7eb4svBYjse6OhWKfcBGRECU3OCvQCpw+6zWu1iivQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=VMklxot9Fi6B5ts7Cs6cSfLPN64RxB8T+o/PTWfmjx2L7wWRNvmHUmkjIn99JKzIT Vzsizbfm+KWGqpA9LPmJZPbEWHnA4vghNX02OblrzuAlqN7tHXKOWgVR+uqyqvecVe aFrVnmUzbc9bdpNuKzBWtR5FtmLXbupI2Wu5fO/PHbAM5C3iuSYeHlE5lYRBYa0hKr GpQGuvO3YBok9SXyz4HSAoASTtOQ+ZGtT+UK5I5YOResSZBENX4x/y8mm/cap3LZf0 w5iATjKLFFR7bYcFMdURmthaD2O29mlHrqIkayVkrrF6KYF57wLdvA/m/aM8WH9ORp JwKjus9QN8nyQ== Received: by mail-ed1-f69.google.com with SMTP id y18-20020a056402271200b003fa16a5debcso179703edd.14 for ; Tue, 11 Jan 2022 12:18:29 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=B7eb4svBYjse6OhWKfcBGRECU3OCvQCpw+6zWu1iivQ=; b=kRGiyIlKKrsiGGGWN9WOEh/w0w+dRqMWwMbwzt1+Cq7RbtxHLq0QZfRopXE9yOIjYz NcALgFC4hzJMflayptQf+9U57gSXcL4MN3/q9fo70Ni+pwPGsimZy+jVPSbqtHUBYbqF ZruCaqmXXNZ0ljzfaQOhzZpoJlTXN32QFvx4C72ABQwYAgeC7PvRQG3qK9AEseeyxfEU HF93/WJA/Z1bxGQS2RJXEsZdAEPcAXlietDd/4PeebYaIuY3U9hIdZBhUopUoDMoBrp+ GC47ZXc7fWNXrL1MBkYz5sup+VpGvRHjv7/LZ1R3/RYRldCgZpURQpYZAVrPE4whaw6n +CCg== X-Gm-Message-State: AOAM530MXfvyIzqoMndSoLczboAROCYptxXsa09LxVMeBgY71CyCPfPu 9/teZ3QuYkHG728Lk0AJzQ4Ox+eoy3X+rMq1o6xnqivm6vrD3VZw6IE/rdEYcfvvIrLnUP6SPly KyKHXI3cULB8He4ASX0orkCbV+QiZxBP0qMNPYTOexw== X-Received: by 2002:a17:906:9743:: with SMTP id o3mr4917475ejy.162.1641932307890; Tue, 11 Jan 2022 12:18:27 -0800 (PST) X-Google-Smtp-Source: ABdhPJyDLMQAtYvvGFLQbylU0wX+h2/hT+LQs+a2r74G9q823h9VzJ2eJOEH3H9exRQ9Re9sKec2MA== X-Received: by 2002:a17:906:9743:: with SMTP id o3mr4917457ejy.162.1641932307713; Tue, 11 Jan 2022 12:18:27 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:26 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 25/28] dt-bindings: pinctrl: samsung: describe Exynos850 and ExynosAutov9 wake-ups Date: Tue, 11 Jan 2022 21:17:19 +0100 Message-Id: <20220111201722.327219-19-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Older Samsung Exynos SoC pin controller nodes (Exynos3250, Exynos4, Exynos5, Exynos5433) with external wake-up interrupts, expected to have one interrupt for multiplexing these wake-up interrupts. Also they expected to have exactly one pin controller capable of external wake-up interrupts. It seems however that newer ARMv8 Exynos SoC like Exynos850 and ExynosAutov9 have differences of their pin controller node capable of external wake-up interrupts: 1. No multiplexed external wake-up interrupt, only direct, 2. More than one pin controller capable of external wake-up interrupts. Add dedicated Exynos850 and ExynosAutov9 compatibles. Signed-off-by: Krzysztof Kozlowski --- .../samsung,pinctrl-wakeup-interrupt.yaml | 27 ++++++++++++++++--- 1 file changed, 24 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wake= up-interrupt.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-wakeup-interrupt.yaml index 6b684a53119b..a822f70f5702 100644 --- a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wakeup-inte= rrupt.yaml +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wakeup-inte= rrupt.yaml @@ -16,9 +16,12 @@ description: | controller. =20 External wake-up interrupts for Samsung S3C/S5P/Exynos SoC pin controlle= r. - Only one pin-controller device node can include external wake-up interru= pts - child node (in other words, only one External wake-up interrupts + For S3C24xx, S3C64xx, S5PV210 and Exynos4210 compatible wake-up interrupt + controllers, only one pin-controller device node can include external wa= ke-up + interrupts child node (in other words, only one External wake-up interru= pts pin-controller is supported). + For newer controllers, multiple pin-controller device node can include + external wake-up interrupts child node. =20 See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for additional information and example. @@ -32,6 +35,8 @@ properties: - samsung,s5pv210-wakeup-eint - samsung,exynos4210-wakeup-eint - samsung,exynos7-wakeup-eint + - samsung,exynos850-wakeup-eint + - samsung,exynosautov9-wakeup-eint =20 interrupts: description: @@ -41,7 +46,6 @@ properties: =20 required: - compatible - - interrupts =20 allOf: - if: @@ -56,6 +60,8 @@ allOf: interrupts: minItems: 6 maxItems: 6 + required: + - interrupts =20 - if: properties: @@ -67,6 +73,8 @@ allOf: interrupts: minItems: 4 maxItems: 4 + required: + - interrupts =20 - if: properties: @@ -81,5 +89,18 @@ allOf: interrupts: minItems: 1 maxItems: 1 + required: + - interrupts + + - if: + properties: + compatible: + contains: + enum: + - samsung,exynos850-wakeup-eint + - samsung,exynosautov9-wakeup-eint + then: + properties: + interrupts: false =20 additionalProperties: false --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 57BE1C433FE for ; Tue, 11 Jan 2022 20:19:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350198AbiAKUTU (ORCPT ); Tue, 11 Jan 2022 15:19:20 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38536 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346206AbiAKUSf (ORCPT ); Tue, 11 Jan 2022 15:18:35 -0500 Received: from mail-ed1-f72.google.com (mail-ed1-f72.google.com [209.85.208.72]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 0E32E3F175 for ; Tue, 11 Jan 2022 20:18:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932314; bh=XwytGlpNwAoffYK7XTO0vqmQRh/r4dCBFpHoBh3s1F0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=DcYFEOjuEXNKf16XaFaixFi0MwNqz5Pd2SaTc+DQN31QVseYAhvL/tul8+x3BsCC5 x+BkoOknyXq87E/tp1ibqbvAEXKQ32X7dvQbX8n/A+z78qPHYOBWEJCvmP0dNjBAQe FmrPAeLa8+LRrrjX5g0bnf4z+boF9suHGi5ROX4zG1MscSXZGwTb/UqNR/vT69fVht h1hvLpV7cd/9ADhnT0CPCxC8ucYs1bXwg4BiUB0vHTuAm8E0nVc1DViSInnDckVMJi mHkOlypKfOGlYHamUwSSGDX+jJ7681teQ1GdPnMcBXCJ1i8GAeHu6oiDdgmybmvPTe nT7w/uuD3XBuw== Received: by mail-ed1-f72.google.com with SMTP id eg24-20020a056402289800b003fe7f91df01so206325edb.6 for ; Tue, 11 Jan 2022 12:18:34 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=XwytGlpNwAoffYK7XTO0vqmQRh/r4dCBFpHoBh3s1F0=; b=zXtamFgWuAX5TRR5Pmb6KNdrkPrUsTEEYQTRLJ8dTSpqXPY5UbyMThsXjjav2+RJ3+ 0chVFEeeE/c4r1MNFfBpUVr5iYMKblj9L7GqRzjjqBjusn0zxCGXRxFHv+a+qMAnc7DZ XTvBJ1uVYh9m0/giNvfbCMgyPbOsNnbsVk1lil2STJdKPTqARCt3gZ805J6aipnYAiiz Z2GtzgjQcWd39VgVFMjyGFDMvsFvZ4fKh+RJr91W8mnaiP3qAfCrPxqIrU1n0FjMjKAJ MzfPdsa0JyznrHjjIToJpsWqZ1BnTTbXZ6XP4bz45oPeUa22g7AAarkse0ONLMHKFMbL e8iQ== X-Gm-Message-State: AOAM530sw7a9b9EQCIEpQyasyUhgcGO6T9sWsKh4E1WiiM3qYbr7G8mY qxwPQclgkuC8Q41MWuelzcxHuqcXBQV5WWvOkzRtIPjcxQJY4Fv3hBEPutkKDiyLdiEbnsMHbwY MH6L687TidniBzWvnbc5Vhggq1J0XTycUnaMlLABupg== X-Received: by 2002:a50:d710:: with SMTP id t16mr5950660edi.50.1641932309590; Tue, 11 Jan 2022 12:18:29 -0800 (PST) X-Google-Smtp-Source: ABdhPJxQMEe2rdc+p0osbS3bSYRErMsf6bgYHS+lbWQrndlXIAAbjx5a0Ndcs/anYHU7KQMKJQOuDg== X-Received: by 2002:a50:d710:: with SMTP id t16mr5950638edi.50.1641932309393; Tue, 11 Jan 2022 12:18:29 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:28 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 26/28] pinctrl: samsung: add support for Exynos850 and ExynosAutov9 wake-ups Date: Tue, 11 Jan 2022 21:17:20 +0100 Message-Id: <20220111201722.327219-20-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" It seems that newer ARMv8 Exynos SoC like Exynos850 and ExynosAutov9 have differences of their pin controller node capable of external wake-up interrupts: 1. No multiplexed external wake-up interrupt, only direct, 2. More than one pin controller capable of external wake-up interrupts. Add support for dedicated Exynos850 and ExynosAutov9 compatibles. Signed-off-by: Krzysztof Kozlowski --- drivers/pinctrl/samsung/pinctrl-exynos.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/sam= sung/pinctrl-exynos.c index 0489c899b401..a158d587814e 100644 --- a/drivers/pinctrl/samsung/pinctrl-exynos.c +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c @@ -465,6 +465,10 @@ static const struct of_device_id exynos_wkup_irq_ids[]= =3D { .data =3D &exynos4210_wkup_irq_chip }, { .compatible =3D "samsung,exynos7-wakeup-eint", .data =3D &exynos7_wkup_irq_chip }, + { .compatible =3D "samsung,exynos850-wakeup-eint", + .data =3D &exynos7_wkup_irq_chip }, + { .compatible =3D "samsung,exynosautov9-wakeup-eint", + .data =3D &exynos7_wkup_irq_chip }, { } }; =20 --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 81DD2C433F5 for ; Tue, 11 Jan 2022 20:19:24 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345653AbiAKUTX (ORCPT ); Tue, 11 Jan 2022 15:19:23 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:38580 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346616AbiAKUSf (ORCPT ); Tue, 11 Jan 2022 15:18:35 -0500 Received: from mail-ed1-f69.google.com (mail-ed1-f69.google.com [209.85.208.69]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 9678640054 for ; Tue, 11 Jan 2022 20:18:34 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932314; bh=JHHUBFr6OMR8zM8/i6cAvf5NoFmGRGJHrNiT4tfy3rM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=QYJrHOKKSlB3cbXm8e5jcJ3GBAYGUW/pUId7h6rBwulI8uH80CQkkqYJMzUPN/cSu NWBetcJl0WlsIJFwiEbmkW6/IpxfflQPUiLQpAhY1Zkg9BHFE24eFrXSz1gvTUguEF K2Z3FZ8v/wmgf1DSH5lvG7aLr8AxemABlxRyDcmQpAXJgpCtvLJSBjuHnlABT53zs7 UZELhrBNhWw2Uc5Knp4ukn3heqVR5qvgZQBIV/tUhiOkZYpNtmQnocUlv2iVZSqs1d MWA6qxAjgMiflLOYnrAiKDNphNvpI5zX0RKZqHRc7yLTX4xybz3Ye/DnjVjCcITMWd pnDD1MbRTsijw== Received: by mail-ed1-f69.google.com with SMTP id eg24-20020a056402289800b003fe7f91df01so206369edb.6 for ; Tue, 11 Jan 2022 12:18:34 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=JHHUBFr6OMR8zM8/i6cAvf5NoFmGRGJHrNiT4tfy3rM=; b=M17yv+DjnimWDM7568U8ykIVy+WtXtsV7KU51FuaCkMU93cdyPr1n5VaqL+usLTWZj IMILmLYTnstVMi/W7RNftejqt5phO9dtPgQCO3J0DHXbkpwH09H+llk6N3UOIODEZov6 wKif6961jyfqUhSNx1NwIylSEqhuUJH2ZVoQNCZiYAvQuxyu3iEiGZjFIBtjtvgfMLTh NixrOiz5lsvMBpIQELTypnrZA+Z4b8j940wiraoFzUSc9jdRJ07XnmtfXC4HTo91Ipzi YauTbzePVt158wsEJq6EGHQ+hVlmY+KyPuMSdPPGXo+IXT4I8CHQo582mI4WbjwvMp6g JR5Q== X-Gm-Message-State: AOAM530/Q0UkEluYy2bvHlyaTkXUTj9SeCc4UvsYwhDlDCebFex1ykAu sXY3HgqAsu43nu+zj6YTZ3sbxaWX5o1CTnKS/VgNlv6+a9QgJW9i8OcZYKcO2j3jMlnh8G/GRuR dXHKmRkIcRlXaT2hFEpBrkrea7np9pXQaEEBePvAUKA== X-Received: by 2002:a17:907:9712:: with SMTP id jg18mr5265430ejc.328.1641932310995; Tue, 11 Jan 2022 12:18:30 -0800 (PST) X-Google-Smtp-Source: ABdhPJxy9/rcIjTsKZFScympQBOQBEOBe9i4BBbC40lJsXnfYnnYR9RgCbIQ5WcOvNKS259ya4jL8g== X-Received: by 2002:a17:907:9712:: with SMTP id jg18mr5265420ejc.328.1641932310844; Tue, 11 Jan 2022 12:18:30 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:30 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 27/28] arm64: dts: exynos: use dedicated wake-up pinctrl compatible in Exynos850 Date: Tue, 11 Jan 2022 21:17:21 +0100 Message-Id: <20220111201722.327219-21-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Older Samsung Exynos SoC pin controller nodes (Exynos3250, Exynos4, Exynos5, Exynos5433) with external wake-up interrupts, expected to have one interrupt for multiplexing these wake-up interrupts. Also they expected to have exactly one pin controller capable of external wake-up interrupts. It seems however that newer ARMv8 Exynos SoC like Exynos850 and ExynosAutov9 have differences: 1. No multiplexed external wake-up interrupt, only direct, 2. More than one pin controller capable of external wake-up interrupts. Use dedicated Exynos850 compatible for its external wake-up interrupts controller to indicate the differences. Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/exynos/exynos850.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos850.dtsi b/arch/arm64/boot/dt= s/exynos/exynos850.dtsi index 4f0a40de5e67..bcae772e8d91 100644 --- a/arch/arm64/boot/dts/exynos/exynos850.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850.dtsi @@ -346,7 +346,7 @@ pinctrl_alive: pinctrl@11850000 { reg =3D <0x11850000 0x1000>; =20 wakeup-interrupt-controller { - compatible =3D "samsung,exynos7-wakeup-eint"; + compatible =3D "samsung,exynos850-wakeup-eint"; }; }; =20 @@ -355,7 +355,7 @@ pinctrl_cmgp: pinctrl@11c30000 { reg =3D <0x11c30000 0x1000>; =20 wakeup-interrupt-controller { - compatible =3D "samsung,exynos7-wakeup-eint"; + compatible =3D "samsung,exynos850-wakeup-eint"; }; }; =20 --=20 2.32.0 From nobody Tue Jun 30 17:50:32 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 32491C433F5 for ; Tue, 11 Jan 2022 20:19:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346367AbiAKUTS (ORCPT ); Tue, 11 Jan 2022 15:19:18 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:60480 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243935AbiAKUSe (ORCPT ); Tue, 11 Jan 2022 15:18:34 -0500 Received: from mail-ed1-f71.google.com (mail-ed1-f71.google.com [209.85.208.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id C175640ADD for ; Tue, 11 Jan 2022 20:18:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1641932312; bh=kQHLxaxxJLFmOGqzWUxDRLkwO6oKafieScmNTdNr7i4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=VeAGBk987DL99eyMA326D2qBmIp6pbLOyKqIahGvEtrCQcWtGZGsR7wfHQA2OvL+h IyLIoRdozt4bnkBE0/V25LMMX3rmcF1bd4Y+c3e5jFQLUWMUHjM7YuF4s+b33WrDSW QVKClLFciVl1JnMLAqk42iYL51KqHLSTJN/BVO9DnKat3Tse2NOEqNl9eFgYqRzfBU B7yJAkRSmlz5EMzjS8oG2y8rOzpHfOWbcPv/FnpSdYNZrIKVMqyHumRXrpkQeYWqHt fEfX+p6nu3eKdPAXlxF1LAgG6wUbbbS/j9yx9zjN82EwLFTplGw22Xrf6hq8fypzWy GWrK9L18+3NpA== Received: by mail-ed1-f71.google.com with SMTP id y18-20020a056402271200b003fa16a5debcso179846edd.14 for ; Tue, 11 Jan 2022 12:18:32 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=kQHLxaxxJLFmOGqzWUxDRLkwO6oKafieScmNTdNr7i4=; b=4DO03Jf92HVU24XvoyahILgrvPyFp6Bj7PB66Wu0GtJfWGaWPqtMIRwbcju5p4GiKg rX7L9u8USRIY5YPhG0pxNE5V48rwf30KkMt3f0RG9A5gy0hm5KIclpSujNpWA7hmpL7Z AQ/1ZUGEuUm/+OqD0ZDxrYuHZclpsm0YbgkYA8aWAE8za180/sQjn99xh522yr763o7L jFMyICDYsmI8pD532xmzwHG8d39AOwjiZKR7mDZzwBujBZAj6B7NCsDjOLuk/VQomGtF n+Z+DdsDNgs0lVnwaYnVv+/ceTPCxXg6/k0jBlJiNzFstK38L553+ZcxPksFD9sB2Og6 v4mw== X-Gm-Message-State: AOAM530PPAZJezwVtu/uyo7S14qu4swkC5lCyx4gcIe9tRIh3FLLre6x nD1J5bMcLnPDiBW4Bo931yRzOmlvL7DFT1c8/TneDgFfuEglLh3DjAeOZ8iuth3S822GUUgzcb6 yDkYJ3sMKQ3BF/CaeTKLQnRZmv6/CAxln0cnv5lebzg== X-Received: by 2002:a50:f086:: with SMTP id v6mr737743edl.94.1641932312221; Tue, 11 Jan 2022 12:18:32 -0800 (PST) X-Google-Smtp-Source: ABdhPJxJA2UIH8S5lzI4JycUQ9WDc6T41H+sPiiwxmzpWvqHdoH7V+UxlOdlH0f0srHDP5vkj+BfXg== X-Received: by 2002:a50:f086:: with SMTP id v6mr737711edl.94.1641932312024; Tue, 11 Jan 2022 12:18:32 -0800 (PST) Received: from localhost.localdomain (xdsl-188-155-168-84.adslplus.ch. [188.155.168.84]) by smtp.gmail.com with ESMTPSA id e4sm4030881ejs.13.2022.01.11.12.18.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 11 Jan 2022 12:18:31 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sam Protsenko , Chanho Park , Alim Akhtar Subject: [PATCH v2 28/28] arm64: dts: exynos: use dedicated wake-up pinctrl compatible in ExynosAutov9 Date: Tue, 11 Jan 2022 21:17:22 +0100 Message-Id: <20220111201722.327219-22-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> References: <20220111201426.326777-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Older Samsung Exynos SoC pin controller nodes (Exynos3250, Exynos4, Exynos5, Exynos5433) with external wake-up interrupts, expected to have one interrupt for multiplexing these wake-up interrupts. Also they expected to have exactly one pin controller capable of external wake-up interrupts. It seems however that newer ARMv8 Exynos SoC like Exynos850 and ExynosAutov9 have differences: 1. No multiplexed external wake-up interrupt, only direct, 2. More than one pin controller capable of external wake-up interrupts. Use dedicated ExynosAutov9 compatible for its external wake-up interrupts controller to indicate the differences. Signed-off-by: Krzysztof Kozlowski --- arch/arm64/boot/dts/exynos/exynosautov9.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/exynos/exynosautov9.dtsi b/arch/arm64/boot= /dts/exynos/exynosautov9.dtsi index de8fcb82eaec..807d500d6022 100644 --- a/arch/arm64/boot/dts/exynos/exynosautov9.dtsi +++ b/arch/arm64/boot/dts/exynos/exynosautov9.dtsi @@ -208,7 +208,7 @@ pinctrl_alive: pinctrl@10450000 { reg =3D <0x10450000 0x1000>; =20 wakeup-interrupt-controller { - compatible =3D "samsung,exynos7-wakeup-eint"; + compatible =3D "samsung,exynosautov9-wakeup-eint"; }; }; =20 --=20 2.32.0