From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id A5387C433EF for ; Thu, 6 Jan 2022 17:32:36 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242209AbiAFRcf (ORCPT ); Thu, 6 Jan 2022 12:32:35 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41776 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241962AbiAFRby (ORCPT ); Thu, 6 Jan 2022 12:31:54 -0500 Received: from mail-wr1-x42a.google.com (mail-wr1-x42a.google.com [IPv6:2a00:1450:4864:20::42a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 193BCC034000 for ; Thu, 6 Jan 2022 09:31:52 -0800 (PST) Received: by mail-wr1-x42a.google.com with SMTP id q8so6161850wra.12 for ; Thu, 06 Jan 2022 09:31:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=7sCt1j81wCP4UN2kM5yRhlJdHRsU1cx9asSc64DRuMM=; b=P0VbTwMvLLENpIJt9cnBAc/FIfFhVMglEg1zWgs4Mc7xw2d35fxFS7F6Hc6XECqcQr VpWmFATm+EP+tRYx7OQwhLp0MPjgVQ6FoMS1vB1FEdzVOQ8qFpWCI+sIeZa/2L7GnYHM bpTPxNVGHs7DgBZ5e3sW1viY7gf6fM52TskQdvUuzMcQPW1tZhTzbEKjVCxOegv/tUGa H6BS0to2hZ+AuYnMvKgXHWKohpNODhqL+27vGWanxl2BR2oKEIRl2NG1o7ZW/quVXFwE EVgZs7gXFn1B4Zai9y4TA+IwWxojpq2koeA3DiIjJ2l0SGpVsNcXXfhQ8faj11pSoE3/ asrg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=7sCt1j81wCP4UN2kM5yRhlJdHRsU1cx9asSc64DRuMM=; b=J/MFt3JBEMS2k/MmP9rNIZE+Aw13XcAS6zUv3fOw4RJ+VGJuwscehWHZcA5Wnbrs0U 49BnwZCviYoY9eVBlRJFvvZ7LrvdVsyOVTcLFNoXNudp++4RHaExr4CFTihv/EawfgPP uLZC6uqxMHzDecY3K7bse8q+Wm80L2roqlbq90th8sUTLGqTZlwTu9/P/fmts2ARQhxe Rq9fWc6jOUFkfMRwfmByza+uV7+bT9LYXfLJYIkKJXnp2jQO8S7MPWMNYMv5pzQxQhH9 ilUyCkHldHnQeeaMZsojEwO2dDzWBTDaSL5iygfTQLeIlKwlgUQqlDgs/SnFS5Eg8RI7 dpJA== X-Gm-Message-State: AOAM530335QgXxiiKkW7kIRJcDHzxJ3j52dUcT/Rt9D2HrFV160GakJq vv2rewhShBkt0HzxEmsQdYwnkA== X-Google-Smtp-Source: ABdhPJyhCAr9o27Bjwlo3S67cg7MIsFNj6YkSHyNEUAET8KVcpgKp18907IpNXmubSGwk8q2+yzTig== X-Received: by 2002:a5d:548f:: with SMTP id h15mr2232639wrv.225.1641490310610; Thu, 06 Jan 2022 09:31:50 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:50 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Subject: [PATCH v3 1/7] mfd: qcom-spmi-pmic: expose the PMIC revid information to clients Date: Thu, 6 Jan 2022 17:31:25 +0000 Message-Id: <20220106173131.3279580-2-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Some PMIC functions such as the RRADC need to be aware of the PMIC chip revision information to implement errata or otherwise adjust behaviour, export the PMIC information to enable this. This is specifically required to enable the RRADC to adjust coefficients based on which chip fab the PMIC was produced in, this can vary per unique device and therefore has to be read at runtime. Signed-off-by: Caleb Connolly --- drivers/mfd/qcom-spmi-pmic.c | 108 +++++++++++++++++------------------ include/soc/qcom/qcom-pmic.h | 63 ++++++++++++++++++++ 2 files changed, 114 insertions(+), 57 deletions(-) create mode 100644 include/soc/qcom/qcom-pmic.h diff --git a/drivers/mfd/qcom-spmi-pmic.c b/drivers/mfd/qcom-spmi-pmic.c index 1cacc00aa6c9..6b75c2f52b74 100644 --- a/drivers/mfd/qcom-spmi-pmic.c +++ b/drivers/mfd/qcom-spmi-pmic.c @@ -3,51 +3,24 @@ * Copyright (c) 2014, The Linux Foundation. All rights reserved. */ =20 +#include +#include #include #include +#include #include #include #include +#include =20 #define PMIC_REV2 0x101 #define PMIC_REV3 0x102 #define PMIC_REV4 0x103 #define PMIC_TYPE 0x104 #define PMIC_SUBTYPE 0x105 - +#define PMIC_FAB_ID 0x1f2 #define PMIC_TYPE_VALUE 0x51 =20 -#define COMMON_SUBTYPE 0x00 -#define PM8941_SUBTYPE 0x01 -#define PM8841_SUBTYPE 0x02 -#define PM8019_SUBTYPE 0x03 -#define PM8226_SUBTYPE 0x04 -#define PM8110_SUBTYPE 0x05 -#define PMA8084_SUBTYPE 0x06 -#define PMI8962_SUBTYPE 0x07 -#define PMD9635_SUBTYPE 0x08 -#define PM8994_SUBTYPE 0x09 -#define PMI8994_SUBTYPE 0x0a -#define PM8916_SUBTYPE 0x0b -#define PM8004_SUBTYPE 0x0c -#define PM8909_SUBTYPE 0x0d -#define PM8028_SUBTYPE 0x0e -#define PM8901_SUBTYPE 0x0f -#define PM8950_SUBTYPE 0x10 -#define PMI8950_SUBTYPE 0x11 -#define PM8998_SUBTYPE 0x14 -#define PMI8998_SUBTYPE 0x15 -#define PM8005_SUBTYPE 0x18 -#define PM660L_SUBTYPE 0x1A -#define PM660_SUBTYPE 0x1B -#define PM8150_SUBTYPE 0x1E -#define PM8150L_SUBTYPE 0x1f -#define PM8150B_SUBTYPE 0x20 -#define PMK8002_SUBTYPE 0x21 -#define PM8009_SUBTYPE 0x24 -#define PM8150C_SUBTYPE 0x26 -#define SMB2351_SUBTYPE 0x29 - static const struct of_device_id pmic_spmi_id_table[] =3D { { .compatible =3D "qcom,pm660", .data =3D (void *)PM660_SUBTYPE }, { .compatible =3D "qcom,pm660l", .data =3D (void *)PM660L_SUBTYPE }, @@ -81,42 +54,47 @@ static const struct of_device_id pmic_spmi_id_table[] = =3D { { } }; =20 -static void pmic_spmi_show_revid(struct regmap *map, struct device *dev) +static int pmic_spmi_load_revid(struct regmap *map, struct device *dev, + struct qcom_spmi_pmic *pmic) { - unsigned int rev2, minor, major, type, subtype; - const char *name =3D "unknown"; int ret, i; =20 - ret =3D regmap_read(map, PMIC_TYPE, &type); + ret =3D regmap_read(map, PMIC_TYPE, &pmic->type); if (ret < 0) - return; + return ret; =20 - if (type !=3D PMIC_TYPE_VALUE) - return; + if (pmic->type !=3D PMIC_TYPE_VALUE) + return ret; =20 - ret =3D regmap_read(map, PMIC_SUBTYPE, &subtype); + ret =3D regmap_read(map, PMIC_SUBTYPE, &pmic->subtype); if (ret < 0) - return; + return ret; =20 for (i =3D 0; i < ARRAY_SIZE(pmic_spmi_id_table); i++) { - if (subtype =3D=3D (unsigned long)pmic_spmi_id_table[i].data) + if (pmic->subtype =3D=3D (unsigned long)pmic_spmi_id_table[i].data) break; } =20 if (i !=3D ARRAY_SIZE(pmic_spmi_id_table)) - name =3D pmic_spmi_id_table[i].compatible; + pmic->name =3D devm_kstrdup_const(dev, pmic_spmi_id_table[i].compatible,= GFP_KERNEL); =20 - ret =3D regmap_read(map, PMIC_REV2, &rev2); + ret =3D regmap_read(map, PMIC_REV2, &pmic->rev2); if (ret < 0) - return; + return ret; =20 - ret =3D regmap_read(map, PMIC_REV3, &minor); + ret =3D regmap_read(map, PMIC_REV3, &pmic->minor); if (ret < 0) - return; + return ret; =20 - ret =3D regmap_read(map, PMIC_REV4, &major); + ret =3D regmap_read(map, PMIC_REV4, &pmic->major); if (ret < 0) - return; + return ret; + + if (pmic->subtype =3D=3D PMI8998_SUBTYPE || pmic->subtype =3D=3D PM660_SU= BTYPE) { + ret =3D regmap_read(map, PMIC_FAB_ID, &pmic->fab_id); + if (ret < 0) + return ret; + } =20 /* * In early versions of PM8941 and PM8226, the major revision number @@ -124,14 +102,14 @@ static void pmic_spmi_show_revid(struct regmap *map, = struct device *dev) * Increment the major revision number here if the chip is an early * version of PM8941 or PM8226. */ - if ((subtype =3D=3D PM8941_SUBTYPE || subtype =3D=3D PM8226_SUBTYPE) && - major < 0x02) - major++; + if ((pmic->subtype =3D=3D PM8941_SUBTYPE || pmic->subtype =3D=3D PM8226_S= UBTYPE) && + pmic->major < 0x02) + pmic->major++; =20 - if (subtype =3D=3D PM8110_SUBTYPE) - minor =3D rev2; + if (pmic->subtype =3D=3D PM8110_SUBTYPE) + pmic->minor =3D pmic->rev2; =20 - dev_dbg(dev, "%x: %s v%d.%d\n", subtype, name, major, minor); + return 0; } =20 static const struct regmap_config spmi_regmap_config =3D { @@ -144,22 +122,38 @@ static const struct regmap_config spmi_regmap_config = =3D { static int pmic_spmi_probe(struct spmi_device *sdev) { struct regmap *regmap; + struct qcom_spmi_pmic *pmic; =20 regmap =3D devm_regmap_init_spmi_ext(sdev, &spmi_regmap_config); if (IS_ERR(regmap)) return PTR_ERR(regmap); =20 + pmic =3D devm_kzalloc(&sdev->dev, sizeof(*pmic), GFP_KERNEL); + if (!pmic) + return -ENOMEM; + /* Only the first slave id for a PMIC contains this information */ - if (sdev->usid % 2 =3D=3D 0) - pmic_spmi_show_revid(regmap, &sdev->dev); + if (sdev->usid % 2 =3D=3D 0) { + pmic_spmi_load_revid(regmap, &sdev->dev, pmic); + spmi_device_set_drvdata(sdev, pmic); + qcom_pmic_print_info(&sdev->dev, pmic); + } =20 return devm_of_platform_populate(&sdev->dev); } =20 +static void pmic_spmi_remove(struct spmi_device *sdev) +{ + struct qcom_spmi_pmic *pmic =3D spmi_device_get_drvdata(sdev); + + kfree(pmic->name); +} + MODULE_DEVICE_TABLE(of, pmic_spmi_id_table); =20 static struct spmi_driver pmic_spmi_driver =3D { .probe =3D pmic_spmi_probe, + .remove =3D pmic_spmi_remove, .driver =3D { .name =3D "pmic-spmi", .of_match_table =3D pmic_spmi_id_table, diff --git a/include/soc/qcom/qcom-pmic.h b/include/soc/qcom/qcom-pmic.h new file mode 100644 index 000000000000..59114988582d --- /dev/null +++ b/include/soc/qcom/qcom-pmic.h @@ -0,0 +1,63 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright (c) 2021 Linaro. All rights reserved. + * Copyright (c) 2021 Caleb Connolly + */ + +#ifndef __QCOM_PMIC_H__ +#define __QCOM_PMIC_H__ + +#define COMMON_SUBTYPE 0x00 +#define PM8941_SUBTYPE 0x01 +#define PM8841_SUBTYPE 0x02 +#define PM8019_SUBTYPE 0x03 +#define PM8226_SUBTYPE 0x04 +#define PM8110_SUBTYPE 0x05 +#define PMA8084_SUBTYPE 0x06 +#define PMI8962_SUBTYPE 0x07 +#define PMD9635_SUBTYPE 0x08 +#define PM8994_SUBTYPE 0x09 +#define PMI8994_SUBTYPE 0x0a +#define PM8916_SUBTYPE 0x0b +#define PM8004_SUBTYPE 0x0c +#define PM8909_SUBTYPE 0x0d +#define PM8028_SUBTYPE 0x0e +#define PM8901_SUBTYPE 0x0f +#define PM8950_SUBTYPE 0x10 +#define PMI8950_SUBTYPE 0x11 +#define PM8998_SUBTYPE 0x14 +#define PMI8998_SUBTYPE 0x15 +#define PM8005_SUBTYPE 0x18 +#define PM660L_SUBTYPE 0x1A +#define PM660_SUBTYPE 0x1B +#define PM8150_SUBTYPE 0x1E +#define PM8150L_SUBTYPE 0x1f +#define PM8150B_SUBTYPE 0x20 +#define PMK8002_SUBTYPE 0x21 +#define PM8009_SUBTYPE 0x24 +#define PM8150C_SUBTYPE 0x26 +#define SMB2351_SUBTYPE 0x29 + +#define PMI8998_FAB_ID_SMIC 0x11 +#define PMI8998_FAB_ID_GF 0x30 + +#define PM660_FAB_ID_GF 0x0 +#define PM660_FAB_ID_TSMC 0x2 +#define PM660_FAB_ID_MX 0x3 + +struct qcom_spmi_pmic { + unsigned int type; + unsigned int subtype; + unsigned int major; + unsigned int minor; + unsigned int rev2; + unsigned int fab_id; + const char *name; +}; + +static inline void qcom_pmic_print_info(struct device *dev, struct qcom_sp= mi_pmic *pmic) +{ + dev_info(dev, "%x: %s v%d.%d\n", + pmic->subtype, pmic->name, pmic->major, pmic->minor); +} + +#endif /* __QCOM_PMIC_H__ */ --=20 2.34.1 From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 14AADC433EF for ; Thu, 6 Jan 2022 17:32:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242039AbiAFRcA (ORCPT ); Thu, 6 Jan 2022 12:32:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41780 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241964AbiAFRby (ORCPT ); Thu, 6 Jan 2022 12:31:54 -0500 Received: from mail-wr1-x42d.google.com (mail-wr1-x42d.google.com [IPv6:2a00:1450:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 17A8DC034004 for ; Thu, 6 Jan 2022 09:31:53 -0800 (PST) Received: by mail-wr1-x42d.google.com with SMTP id a5so2252232wrh.5 for ; Thu, 06 Jan 2022 09:31:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=TbWlOa+hsmRbWWmesGbsstTW9dDTf4G9JG7ns6wKhLk=; b=CnyIcB/jT2CzxEgA8+7z04Q/WRIVwcZ7FSSASbZr+SAWAH27O8u99CH0TlLvRxk30a gvrN0iM1D8tp1XxQkLapSl30zJeDofCxaXF7Y13KShhfqli/AoXJAS3mZeTcMAXul/Zr LkjoEvShnzzVueWuBL5ARM2eOC1yzKAyiEKB80hcbsGL4Ahzm/iGCo161CW4kX3C/+LW XR0WacWaoAK7slEtVM27QhYK7XSvB5aLqFV5y9DsWkh0WtjJk7mlth1AmyS1nscO1/V9 QnKvlnH+ELGWrvbhw5EKQzSMM5v8s53zNR7TJyUbfbMvdfCUbuxZB2iic0vwB9di/Onc uyFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=TbWlOa+hsmRbWWmesGbsstTW9dDTf4G9JG7ns6wKhLk=; b=RCv1jqbW53sibNed2mQYEvdw5orpfusG8O+XdGjuU0WTF0TgTZ5brhCTAryxUhloV8 a89ej/x5DiO6fGO4IIuFhKu756DYolddejAuOguEleHIPDF7Zidj3TKW+r45Tdu+mtuz VmRCB1yi+Zko0rfEHtnnw/2zd/2DeykrqSrhdDhESH+t9HVMOXfCInfG2Motcyremo7J RDuOoR7i00N091sgIYDoLMlijkfj0TKby/sRBQQQzJWEztACrzxAc+1cZz3CplM7XJiG kbBjM5QVy3rjwAafms6RRP6JqEiR3dCtcW3NQeteEd0Vlgdhs/wlwoo4Xzj362eF/4ai 4gVw== X-Gm-Message-State: AOAM5332yUQOUSjFgZMaU3g5qX3212g1//P4+jGj+7co8reAPcH034uU +Zgd67rR4NVCZTLC/HKWnZeTaA== X-Google-Smtp-Source: ABdhPJzgRYpe8Pq6PgoaGLcgywxFdk/+bxopSnyz+zfHBQ2gLvT1aTDCwo4b+VSz+LHGmHGsg3uHeg== X-Received: by 2002:a5d:5552:: with SMTP id g18mr52284534wrw.488.1641490311708; Thu, 06 Jan 2022 09:31:51 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:51 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org, Rob Herring Subject: [PATCH v3 2/7] dt-bindings: iio: adc: document qcom-spmi-rradc Date: Thu, 6 Jan 2022 17:31:26 +0000 Message-Id: <20220106173131.3279580-3-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add dt-binding docs for the Qualcomm SPMI RRADC found in PMICs like PMI8998 and PMI8994 Signed-off-by: Caleb Connolly Reviewed-by: Rob Herring --- .../bindings/iio/adc/qcom,spmi-rradc.yaml | 54 +++++++++++++++++++ 1 file changed, 54 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/qcom,spmi-rra= dc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml= b/Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml new file mode 100644 index 000000000000..11d47c46a48d --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/qcom,spmi-rradc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm's SPMI PMIC Round Robin ADC + +maintainers: + - Caleb Connolly + +description: | + The Qualcomm SPMI Round Robin ADC (RRADC) provides interface to clients = to read the + voltage, current and temperature for supported peripherals such as the b= attery thermistor + die temperature, charger temperature, USB and DC input voltage / current= and battery ID + resistor. + +properties: + compatible: + enum: + - qcom,pmi8998-rradc + - qcom,pm660-rradc + + reg: + description: rradc base address and length in the SPMI PMIC register m= ap + maxItems: 1 + + qcom,batt-id-delay-ms: + description: + Sets the hardware settling time for the battery ID resistor. + enum: [0, 1, 4, 12, 20, 40, 60, 80] + + "#io-channel-cells": + const: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + pmic { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmic_rradc: adc@4500 { + compatible =3D "qcom,pmi8998-rradc"; + reg =3D <0x4500>; + #io-channel-cells =3D <1>; + }; + }; +... --=20 2.34.1 From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E7FC0C433EF for ; Thu, 6 Jan 2022 17:32:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242030AbiAFRca (ORCPT ); Thu, 6 Jan 2022 12:32:30 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41800 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241924AbiAFRb5 (ORCPT ); Thu, 6 Jan 2022 12:31:57 -0500 Received: from mail-wr1-x436.google.com (mail-wr1-x436.google.com [IPv6:2a00:1450:4864:20::436]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4EACEC03400B for ; Thu, 6 Jan 2022 09:31:54 -0800 (PST) Received: by mail-wr1-x436.google.com with SMTP id l10so6206873wrh.7 for ; Thu, 06 Jan 2022 09:31:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=19nRpSvKZ8Fbh47TvBynHQngtbdTFjLpaL+m+J859lc=; b=XzGiwAwj5Dv+0Bt/f0BCa4OSPJOAP+ct9Kfi1GzSNn4GDpezOs0xF8VrsNi2M0zza7 ki3Evhs5UUDSuWemxaKaYibsaNxH1DT82LXftuLCHGBPSK6TpZxkPcei4CjT4yi5LQAs kQ/T4MUEyG6yDjwqWYvMvnjjFyaHewMy4ElXTcZ9TiG9y2/Pndl9cB7XV6+jWkP29W/H gC3Ep+cwZb92BsEMCwL1iMvkx7Ntvcw9Y0c+lQ0OIMzVtwXQqF/tkFMaw0WL2un4XfL/ DWTdDnL9LrnP5hmqIoe5Q0DVjvMZvAv3GML28r83U6XLAESPjk87iIeXhcYKn79uaLkV 2EJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=19nRpSvKZ8Fbh47TvBynHQngtbdTFjLpaL+m+J859lc=; b=R59KSIFgOq22/uSi+HQBmL25jhx176oRIPfFse/EzRgPv3pNLHPmk11NLRiUdFU27e YgljvQ6qTbUpDbhkghsNsVJBL/vmxwRYgZqtTp8tSPoB/GZ9Qm4lUyQelFN6BAlCmZa6 /3PePnkek87DgGUwEeMUpOq3WHuMm+afk1VCM0mnBHkwa/iiK1offN7YTb0/wQOBmnzF 8eAW+kX/3w51w/14aPpnn5Yv0rUmpbykK482AnxJcEkaOAfFfVY3rz9Zl4xworjuDMB3 yOGZ11m/9eCs6bvXpbFw9txnMHOGDYzb9CGqw2RPm7sTZBDoVB/fGJ4Se4pzzsUJFBGH h+0Q== X-Gm-Message-State: AOAM530tVSHm95EgPpTa7AJZqmXgnWU49OrVzE4AOT62iBOw59IMKCCz a9nKXP0oDRdaErjn+C24FjCNyw== X-Google-Smtp-Source: ABdhPJxQlitnLGA8pDTdeNKzWGRXl+HTpphAKgAa0/bs7lAhiZu/9CsjNLdq1xjVsFkZshW5rUG0Qw== X-Received: by 2002:a05:6000:1c15:: with SMTP id ba21mr2280059wrb.302.1641490312694; Thu, 06 Jan 2022 09:31:52 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:52 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Subject: [PATCH v3 3/7] iio: adc: qcom-spmi-rradc: introduce round robin adc Date: Thu, 6 Jan 2022 17:31:27 +0000 Message-Id: <20220106173131.3279580-4-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The Round Robin ADC is responsible for reading data about the rate of charge from the USB or DC in jacks, it can also read the battery ID (resistence) and some temperatures. It is found on the PMI8998 and PM660 Qualcomm PMICs. Signed-off-by: Caleb Connolly --- drivers/iio/adc/Kconfig | 13 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/qcom-spmi-rradc.c | 1070 +++++++++++++++++++++++++++++ 3 files changed, 1084 insertions(+) create mode 100644 drivers/iio/adc/qcom-spmi-rradc.c diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 3363af15a43f..37f18ee4c4c5 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -812,6 +812,19 @@ config QCOM_PM8XXX_XOADC To compile this driver as a module, choose M here: the module will be called qcom-pm8xxx-xoadc. =20 +config QCOM_SPMI_RRADC + tristate "Qualcomm SPMI RRADC" + depends on MFD_SPMI_PMIC + help + This is for the PMIC Round Robin ADC driver. + + This driver exposes the battery ID resistor, battery thermal, PMIC die + temperature, charger USB in and DC in voltage and current. + + To compile this driver as a module, choose M here: the module will + be called qcom-qpmi-rradc. + + config QCOM_SPMI_IADC tristate "Qualcomm SPMI PMIC current ADC" depends on SPMI diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index d3f53549720c..ca8bad549175 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -77,6 +77,7 @@ obj-$(CONFIG_NPCM_ADC) +=3D npcm_adc.o obj-$(CONFIG_PALMAS_GPADC) +=3D palmas_gpadc.o obj-$(CONFIG_QCOM_SPMI_ADC5) +=3D qcom-spmi-adc5.o obj-$(CONFIG_QCOM_SPMI_IADC) +=3D qcom-spmi-iadc.o +obj-$(CONFIG_QCOM_SPMI_RRADC) +=3D qcom-spmi-rradc.o obj-$(CONFIG_QCOM_VADC_COMMON) +=3D qcom-vadc-common.o obj-$(CONFIG_QCOM_SPMI_VADC) +=3D qcom-spmi-vadc.o obj-$(CONFIG_QCOM_PM8XXX_XOADC) +=3D qcom-pm8xxx-xoadc.o diff --git a/drivers/iio/adc/qcom-spmi-rradc.c b/drivers/iio/adc/qcom-spmi-= rradc.c new file mode 100644 index 000000000000..d07426d04161 --- /dev/null +++ b/drivers/iio/adc/qcom-spmi-rradc.c @@ -0,0 +1,1070 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2021 Linaro Limited. + * Author: Caleb Connolly + * + * This driver is for the Round Robin ADC found in the pmi8998 and pm660 P= MICs. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define RR_ADC_EN_CTL 0x46 +#define RR_ADC_SKIN_TEMP_LSB 0x50 +#define RR_ADC_SKIN_TEMP_MSB 0x51 +#define RR_ADC_RR_ADC_CTL 0x52 +#define RR_ADC_ADC_CTL_CONTINUOUS_SEL BIT(3) +#define RR_ADC_ADC_LOG 0x53 +#define RR_ADC_ADC_LOG_CLR_CTRL BIT(0) + +#define RR_ADC_FAKE_BATT_LOW_LSB 0x58 +#define RR_ADC_FAKE_BATT_LOW_MSB 0x59 +#define RR_ADC_FAKE_BATT_HIGH_LSB 0x5A +#define RR_ADC_FAKE_BATT_HIGH_MSB 0x5B + +#define RR_ADC_BATT_ID_CTRL 0x60 +#define RR_ADC_BATT_ID_CTRL_CHANNEL_CONV BIT(0) +#define RR_ADC_BATT_ID_TRIGGER 0x61 +#define RR_ADC_BATT_ID_STS 0x62 +#define RR_ADC_BATT_ID_CFG 0x63 +#define BATT_ID_SETTLE_MASK GENMASK(7, 5) +#define RR_ADC_BATT_ID_5_LSB 0x66 +#define RR_ADC_BATT_ID_5_MSB 0x67 +#define RR_ADC_BATT_ID_15_LSB 0x68 +#define RR_ADC_BATT_ID_15_MSB 0x69 +#define RR_ADC_BATT_ID_150_LSB 0x6A +#define RR_ADC_BATT_ID_150_MSB 0x6B + +#define RR_ADC_BATT_THERM_CTRL 0x70 +#define RR_ADC_BATT_THERM_TRIGGER 0x71 +#define RR_ADC_BATT_THERM_STS 0x72 +#define RR_ADC_BATT_THERM_CFG 0x73 +#define RR_ADC_BATT_THERM_LSB 0x74 +#define RR_ADC_BATT_THERM_MSB 0x75 +#define RR_ADC_BATT_THERM_FREQ 0x76 + +#define RR_ADC_AUX_THERM_CTRL 0x80 +#define RR_ADC_AUX_THERM_TRIGGER 0x81 +#define RR_ADC_AUX_THERM_STS 0x82 +#define RR_ADC_AUX_THERM_CFG 0x83 +#define RR_ADC_AUX_THERM_LSB 0x84 +#define RR_ADC_AUX_THERM_MSB 0x85 + +#define RR_ADC_SKIN_HOT 0x86 +#define RR_ADC_SKIN_TOO_HOT 0x87 + +#define RR_ADC_AUX_THERM_C1 0x88 +#define RR_ADC_AUX_THERM_C2 0x89 +#define RR_ADC_AUX_THERM_C3 0x8A +#define RR_ADC_AUX_THERM_HALF_RANGE 0x8B + +#define RR_ADC_USB_IN_V_CTRL 0x90 +#define RR_ADC_USB_IN_V_TRIGGER 0x91 +#define RR_ADC_USB_IN_V_STS 0x92 +#define RR_ADC_USB_IN_V_LSB 0x94 +#define RR_ADC_USB_IN_V_MSB 0x95 +#define RR_ADC_USB_IN_I_CTRL 0x98 +#define RR_ADC_USB_IN_I_TRIGGER 0x99 +#define RR_ADC_USB_IN_I_STS 0x9A +#define RR_ADC_USB_IN_I_LSB 0x9C +#define RR_ADC_USB_IN_I_MSB 0x9D + +#define RR_ADC_DC_IN_V_CTRL 0xA0 +#define RR_ADC_DC_IN_V_TRIGGER 0xA1 +#define RR_ADC_DC_IN_V_STS 0xA2 +#define RR_ADC_DC_IN_V_LSB 0xA4 +#define RR_ADC_DC_IN_V_MSB 0xA5 +#define RR_ADC_DC_IN_I_CTRL 0xA8 +#define RR_ADC_DC_IN_I_TRIGGER 0xA9 +#define RR_ADC_DC_IN_I_STS 0xAA +#define RR_ADC_DC_IN_I_LSB 0xAC +#define RR_ADC_DC_IN_I_MSB 0xAD + +#define RR_ADC_PMI_DIE_TEMP_CTRL 0xB0 +#define RR_ADC_PMI_DIE_TEMP_TRIGGER 0xB1 +#define RR_ADC_PMI_DIE_TEMP_STS 0xB2 +#define RR_ADC_PMI_DIE_TEMP_CFG 0xB3 +#define RR_ADC_PMI_DIE_TEMP_LSB 0xB4 +#define RR_ADC_PMI_DIE_TEMP_MSB 0xB5 + +#define RR_ADC_CHARGER_TEMP_CTRL 0xB8 +#define RR_ADC_CHARGER_TEMP_TRIGGER 0xB9 +#define RR_ADC_CHARGER_TEMP_STS 0xBA +#define RR_ADC_CHARGER_TEMP_CFG 0xBB +#define RR_ADC_CHARGER_TEMP_LSB 0xBC +#define RR_ADC_CHARGER_TEMP_MSB 0xBD +#define RR_ADC_CHARGER_HOT 0xBE +#define RR_ADC_CHARGER_TOO_HOT 0xBF + +#define RR_ADC_GPIO_CTRL 0xC0 +#define RR_ADC_GPIO_TRIGGER 0xC1 +#define RR_ADC_GPIO_STS 0xC2 +#define RR_ADC_GPIO_LSB 0xC4 +#define RR_ADC_GPIO_MSB 0xC5 + +#define RR_ADC_ATEST_CTRL 0xC8 +#define RR_ADC_ATEST_TRIGGER 0xC9 +#define RR_ADC_ATEST_STS 0xCA +#define RR_ADC_ATEST_LSB 0xCC +#define RR_ADC_ATEST_MSB 0xCD +#define RR_ADC_SEC_ACCESS 0xD0 + +#define RR_ADC_PERPH_RESET_CTL2 0xD9 +#define RR_ADC_PERPH_RESET_CTL3 0xDA +#define RR_ADC_PERPH_RESET_CTL4 0xDB +#define RR_ADC_INT_TEST1 0xE0 +#define RR_ADC_INT_TEST_VAL 0xE1 + +#define RR_ADC_TM_TRIGGER_CTRLS 0xE2 +#define RR_ADC_TM_ADC_CTRLS 0xE3 +#define RR_ADC_TM_CNL_CTRL 0xE4 +#define RR_ADC_TM_BATT_ID_CTRL 0xE5 +#define RR_ADC_TM_THERM_CTRL 0xE6 +#define RR_ADC_TM_CONV_STS 0xE7 +#define RR_ADC_TM_ADC_READ_LSB 0xE8 +#define RR_ADC_TM_ADC_READ_MSB 0xE9 +#define RR_ADC_TM_ATEST_MUX_1 0xEA +#define RR_ADC_TM_ATEST_MUX_2 0xEB +#define RR_ADC_TM_REFERENCES 0xED +#define RR_ADC_TM_MISC_CTL 0xEE +#define RR_ADC_TM_RR_CTRL 0xEF + +#define RR_ADC_TRIGGER_EVERY_CYCLE BIT(7) +#define RR_ADC_TRIGGER_CTL BIT(0) + +#define RR_ADC_BATT_ID_RANGE 820 + +#define RR_ADC_BITS 10 +#define RR_ADC_CHAN_MAX_VALUE (1 << RR_ADC_BITS) +#define RR_ADC_FS_VOLTAGE_MV 2500 + +/* BATT_THERM 0.25K/LSB */ +#define RR_ADC_BATT_THERM_LSB_K 4 + +#define RR_ADC_TEMP_FS_VOLTAGE_NUM 5000000 +#define RR_ADC_TEMP_FS_VOLTAGE_DEN 3 +#define RR_ADC_DIE_TEMP_OFFSET 601400 +#define RR_ADC_DIE_TEMP_SLOPE 2 +#define RR_ADC_DIE_TEMP_OFFSET_MILLI_DEGC 25000 + +#define RR_ADC_CHG_TEMP_GF_OFFSET_UV 1303168 +#define RR_ADC_CHG_TEMP_GF_SLOPE_UV_PER_C 3784 +#define RR_ADC_CHG_TEMP_SMIC_OFFSET_UV 1338433 +#define RR_ADC_CHG_TEMP_SMIC_SLOPE_UV_PER_C 3655 +#define RR_ADC_CHG_TEMP_660_GF_OFFSET_UV 1309001 +#define RR_ADC_CHG_TEMP_660_GF_SLOPE_UV_PER_C 3403 +#define RR_ADC_CHG_TEMP_660_SMIC_OFFSET_UV 1295898 +#define RR_ADC_CHG_TEMP_660_SMIC_SLOPE_UV_PER_C 3596 +#define RR_ADC_CHG_TEMP_660_MGNA_OFFSET_UV 1314779 +#define RR_ADC_CHG_TEMP_660_MGNA_SLOPE_UV_PER_C 3496 +#define RR_ADC_CHG_TEMP_OFFSET_MILLI_DEGC 25000 +#define RR_ADC_CHG_THRESHOLD_SCALE 4 + +#define RR_ADC_VOLT_INPUT_FACTOR 8 +#define RR_ADC_CURR_INPUT_FACTOR 2000 +#define RR_ADC_CURR_USBIN_INPUT_FACTOR_MIL 1886 +#define RR_ADC_CURR_USBIN_660_FACTOR_MIL 9 +#define RR_ADC_CURR_USBIN_660_UV_VAL 579500 + +#define RR_ADC_GPIO_FS_RANGE 5000 +#define RR_ADC_COHERENT_CHECK_RETRY 5 +#define RR_ADC_CHAN_MAX_CONTINUOUS_BUFFER_LEN 16 + +#define RR_ADC_STS_CHANNEL_READING_MASK 0x3 +#define RR_ADC_STS_CHANNEL_STS 0x2 + +#define RR_ADC_TP_REV_VERSION1 21 +#define RR_ADC_TP_REV_VERSION2 29 +#define RR_ADC_TP_REV_VERSION3 32 + +#define RRADC_BATT_ID_DELAY_MAX 8 + +enum rradc_channel_id { + RR_ADC_BATT_ID =3D 0, + RR_ADC_BATT_THERM, + RR_ADC_SKIN_TEMP, + RR_ADC_USBIN_I, + RR_ADC_USBIN_V, + RR_ADC_DCIN_I, + RR_ADC_DCIN_V, + RR_ADC_DIE_TEMP, + RR_ADC_CHG_TEMP, + RR_ADC_GPIO, + RR_ADC_CHG_HOT_TEMP, + RR_ADC_CHG_TOO_HOT_TEMP, + RR_ADC_SKIN_HOT_TEMP, + RR_ADC_SKIN_TOO_HOT_TEMP, + RR_ADC_CHAN_MAX +}; + +struct rradc_chip; + +/** + * struct rradc_channel - rradc channel data + * @lsb: Channel least significant byte + * @status: Channel status address + * @size: number of bytes to read + * @trigger_addr: Trigger address, trigger is only used on some channels + * @trigger_mask: Trigger mask + * @scale: Channel scale callback + */ +struct rradc_channel { + u8 lsb; + u8 status; + int size; + int trigger_addr; + int trigger_mask; + int (*scale)(struct rradc_chip *chip, u16 adc_code, int *result); +}; + +struct rradc_chip { + struct device *dev; + struct qcom_spmi_pmic *pmic; + struct mutex lock; + struct regmap *regmap; + u32 base; + int batt_id_delay; + u16 batt_id_data; +}; + +static const int batt_id_delays[] =3D { 0, 1, 4, 12, 20, 40, 60, 80 }; +static const struct rradc_channel rradc_chans[RR_ADC_CHAN_MAX]; +static const struct iio_chan_spec rradc_iio_chans[RR_ADC_CHAN_MAX]; + +static int rradc_read(struct rradc_chip *chip, u16 addr, u8 *data, int len) +{ + int ret, retry_cnt =3D 0; + u8 data_check[RR_ADC_CHAN_MAX_CONTINUOUS_BUFFER_LEN]; + + if (len > RR_ADC_CHAN_MAX_CONTINUOUS_BUFFER_LEN) { + dev_err(chip->dev, + "Can't read more than %d bytes, but asked to read %d bytes.\n", + RR_ADC_CHAN_MAX_CONTINUOUS_BUFFER_LEN, len); + return -EINVAL; + } + + while (retry_cnt < RR_ADC_COHERENT_CHECK_RETRY) { + ret =3D regmap_bulk_read(chip->regmap, chip->base + addr, data, + len); + if (ret < 0) { + dev_err(chip->dev, "rr_adc reg 0x%x failed :%d\n", addr, + ret); + return ret; + } + + ret =3D regmap_bulk_read(chip->regmap, chip->base + addr, + data_check, len); + if (ret < 0) { + dev_err(chip->dev, "rr_adc reg 0x%x failed :%d\n", addr, + ret); + return ret; + } + + if (memcmp(data, data_check, len) !=3D 0) { + retry_cnt++; + dev_dbg(chip->dev, + "coherent read error, retry_cnt:%d\n", + retry_cnt); + continue; + } + + break; + } + + if (retry_cnt =3D=3D RR_ADC_COHERENT_CHECK_RETRY) + dev_err(chip->dev, "Retry exceeded for coherrency check\n"); + + return ret; +} + +static int rradc_get_fab_coeff(struct rradc_chip *chip, int64_t *offset, + int64_t *slope) +{ + if (chip->pmic->subtype =3D=3D PM660_SUBTYPE) { + switch (chip->pmic->fab_id) { + case PM660_FAB_ID_GF: + *offset =3D RR_ADC_CHG_TEMP_660_GF_OFFSET_UV; + *slope =3D RR_ADC_CHG_TEMP_660_GF_SLOPE_UV_PER_C; + break; + case PM660_FAB_ID_TSMC: + *offset =3D RR_ADC_CHG_TEMP_660_SMIC_OFFSET_UV; + *slope =3D RR_ADC_CHG_TEMP_660_SMIC_SLOPE_UV_PER_C; + break; + default: + *offset =3D RR_ADC_CHG_TEMP_660_MGNA_OFFSET_UV; + *slope =3D RR_ADC_CHG_TEMP_660_MGNA_SLOPE_UV_PER_C; + } + } else if (chip->pmic->subtype =3D=3D PMI8998_SUBTYPE) { + switch (chip->pmic->fab_id) { + case PMI8998_FAB_ID_GF: + *offset =3D RR_ADC_CHG_TEMP_GF_OFFSET_UV; + *slope =3D RR_ADC_CHG_TEMP_GF_SLOPE_UV_PER_C; + break; + case PMI8998_FAB_ID_SMIC: + *offset =3D RR_ADC_CHG_TEMP_SMIC_OFFSET_UV; + *slope =3D RR_ADC_CHG_TEMP_SMIC_SLOPE_UV_PER_C; + break; + default: + return -EINVAL; + } + } else { + return -EINVAL; + } + + return 0; +} + +/* + * These functions explicitly cast int64_t to int. + * They will never overflow, as the values are small enough. + */ +static int rradc_post_process_batt_id(struct rradc_chip *chip, u16 adc_cod= e, + int *result_ohms) +{ + uint32_t current_value; + int64_t r_id; + + current_value =3D chip->batt_id_data; + r_id =3D ((int64_t)adc_code * RR_ADC_FS_VOLTAGE_MV); + r_id =3D div64_s64(r_id, (RR_ADC_CHAN_MAX_VALUE * current_value)); + *result_ohms =3D (int)(r_id * MILLI); + + return 0; +} + +static int rradc_post_process_therm(struct rradc_chip *chip, u16 adc_code, + int *result_millidegc) +{ + int64_t temp; + + /* K =3D code/4 */ + temp =3D ((int64_t)adc_code * MILLI); + temp =3D div64_s64(temp, RR_ADC_BATT_THERM_LSB_K); + *result_millidegc =3D (int)milli_kelvin_to_millicelsius(temp); + + return 0; +} + +static int rradc_post_process_volt(struct rradc_chip *chip, u16 adc_code, + int *result_uv) +{ + int64_t uv; + + /* 8x input attenuation; 2.5V ADC full scale */ + uv =3D ((int64_t)adc_code * RR_ADC_VOLT_INPUT_FACTOR); + uv *=3D (RR_ADC_FS_VOLTAGE_MV * MILLI); + uv =3D div64_s64(uv, RR_ADC_CHAN_MAX_VALUE); + *result_uv =3D (int)uv; + + return 0; +} + +static int rradc_post_process_usbin_curr(struct rradc_chip *chip, u16 adc_= code, + int *result_ua) +{ + int64_t ua; + + /* scale * V/A; 2.5V ADC full scale */ + ua =3D ((int64_t)adc_code * RR_ADC_CURR_USBIN_INPUT_FACTOR_MIL); + ua *=3D (RR_ADC_FS_VOLTAGE_MV * MILLI); + ua =3D div64_s64(ua, (RR_ADC_CHAN_MAX_VALUE * 10)); + *result_ua =3D (int)ua; + + return 0; +} + +static int rradc_post_process_dcin_curr(struct rradc_chip *chip, u16 adc_c= ode, + int *result_ua) +{ + int64_t ua; + + /* 0.5 V/A; 2.5V ADC full scale */ + ua =3D ((int64_t)adc_code * RR_ADC_CURR_INPUT_FACTOR); + ua *=3D (RR_ADC_FS_VOLTAGE_MV * MILLI); + ua =3D div64_s64(ua, (RR_ADC_CHAN_MAX_VALUE * 1000)); + *result_ua =3D (int)ua; + + return 0; +} + +static int rradc_post_process_die_temp(struct rradc_chip *chip, u16 adc_co= de, + int *result_millidegc) +{ + int64_t temp; + + temp =3D ((int64_t)adc_code * RR_ADC_TEMP_FS_VOLTAGE_NUM); + temp =3D div64_s64(temp, + (RR_ADC_TEMP_FS_VOLTAGE_DEN * RR_ADC_CHAN_MAX_VALUE)); + temp -=3D RR_ADC_DIE_TEMP_OFFSET; + temp =3D div64_s64(temp, RR_ADC_DIE_TEMP_SLOPE); + temp +=3D RR_ADC_DIE_TEMP_OFFSET_MILLI_DEGC; + *result_millidegc =3D (int)temp; + + return 0; +} + +static int rradc_post_process_chg_temp_hot(struct rradc_chip *chip, + u16 adc_code, int *result_millidegc) +{ + int64_t uv, offset, slope; + int ret; + + ret =3D rradc_get_fab_coeff(chip, &offset, &slope); + if (ret < 0) { + dev_err(chip->dev, "Unable to get fab id coefficients\n"); + return -EINVAL; + } + + uv =3D (int64_t)adc_code * RR_ADC_CHG_THRESHOLD_SCALE; + uv =3D uv * RR_ADC_TEMP_FS_VOLTAGE_NUM; + uv =3D div64_s64(uv, + (RR_ADC_TEMP_FS_VOLTAGE_DEN * RR_ADC_CHAN_MAX_VALUE)); + uv =3D offset - uv; + uv =3D div64_s64((uv * MILLI), slope); + uv =3D uv + RR_ADC_CHG_TEMP_OFFSET_MILLI_DEGC; + *result_millidegc =3D (int)uv; + + return 0; +} + +static int rradc_post_process_skin_temp_hot(struct rradc_chip *chip, + u16 adc_code, int *result_millidegc) +{ + int64_t temp; + + temp =3D (int64_t)adc_code; + temp =3D (div64_s64(temp, 2) - 30) * MILLI; + *result_millidegc =3D (int)temp; + + return 0; +} + +static int rradc_post_process_chg_temp(struct rradc_chip *chip, u16 adc_co= de, + int *result_millidegc) +{ + int64_t uv, offset, slope; + int ret; + + ret =3D rradc_get_fab_coeff(chip, &offset, &slope); + if (ret < 0) { + dev_err(chip->dev, "Unable to get fab id coefficients\n"); + return -EINVAL; + } + + uv =3D ((int64_t)adc_code * RR_ADC_TEMP_FS_VOLTAGE_NUM); + uv =3D div64_s64(uv, + (RR_ADC_TEMP_FS_VOLTAGE_DEN * RR_ADC_CHAN_MAX_VALUE)); + uv =3D offset - uv; + uv =3D div64_s64((uv * MILLI), slope); + uv +=3D RR_ADC_CHG_TEMP_OFFSET_MILLI_DEGC; + *result_millidegc =3D (int)uv; + + return 0; +} + +static int rradc_post_process_gpio(struct rradc_chip *chip, u16 adc_code, + int *result_mv) +{ + int64_t mv; + + /* 5V ADC full scale, 10 bit */ + mv =3D ((int64_t)adc_code * RR_ADC_GPIO_FS_RANGE); + mv =3D div64_s64(mv, RR_ADC_CHAN_MAX_VALUE); + *result_mv =3D (int)mv; + + return 0; +} + +static int rradc_enable_continuous_mode(struct rradc_chip *chip) +{ + int ret; + + /* Clear channel log */ + ret =3D regmap_update_bits(chip->regmap, chip->base + RR_ADC_ADC_LOG, + RR_ADC_ADC_LOG_CLR_CTRL, + RR_ADC_ADC_LOG_CLR_CTRL); + if (ret < 0) { + dev_err(chip->dev, "log ctrl update to clear failed:%d\n", ret); + return ret; + } + + ret =3D regmap_update_bits(chip->regmap, chip->base + RR_ADC_ADC_LOG, + RR_ADC_ADC_LOG_CLR_CTRL, 0); + if (ret < 0) { + dev_err(chip->dev, "log ctrl update to not clear failed:%d\n", + ret); + return ret; + } + + /* Switch to continuous mode */ + ret =3D regmap_update_bits(chip->regmap, chip->base + RR_ADC_RR_ADC_CTL, + RR_ADC_ADC_CTL_CONTINUOUS_SEL, + RR_ADC_ADC_CTL_CONTINUOUS_SEL); + if (ret < 0) + dev_err(chip->dev, "Update to continuous mode failed:%d\n", + ret); + + return ret; +} + +static int rradc_disable_continuous_mode(struct rradc_chip *chip) +{ + int ret; + + /* Switch to non continuous mode */ + ret =3D regmap_update_bits(chip->regmap, chip->base + RR_ADC_RR_ADC_CTL, + RR_ADC_ADC_CTL_CONTINUOUS_SEL, 0); + if (ret < 0) + dev_err(chip->dev, "Update to non-continuous mode failed:%d\n", + ret); + + return ret; +} + +static bool rradc_is_ready(struct rradc_chip *chip, + enum rradc_channel_id chan_id) +{ + const struct rradc_channel *chan =3D &rradc_chans[chan_id]; + int ret; + unsigned int status, mask; + + /* BATT_ID STS bit does not get set initially */ + switch (chan_id) { + case RR_ADC_BATT_ID: + mask =3D RR_ADC_STS_CHANNEL_STS; + break; + default: + mask =3D RR_ADC_STS_CHANNEL_READING_MASK; + break; + } + + ret =3D regmap_read(chip->regmap, chip->base + chan->status, &status); + if (ret < 0 || !(status & mask)) + return false; + + return true; +} + +static int rradc_read_status_in_cont_mode(struct rradc_chip *chip, + enum rradc_channel_id chan_id) +{ + const struct rradc_channel *chan =3D &rradc_chans[chan_id]; + const struct iio_chan_spec *iio_chan =3D &rradc_iio_chans[chan_id]; + int ret, i; + + if (chan->trigger_mask =3D=3D 0) { + dev_err(chip->dev, "Channel doesn't have a trigger mask\n"); + return -EINVAL; + } + + ret =3D regmap_update_bits(chip->regmap, chip->base + chan->trigger_addr, + chan->trigger_mask, chan->trigger_mask); + if (ret < 0) { + dev_err(chip->dev, + "Failed to apply trigger for channel '%s' ret=3D%d\n", + iio_chan->extend_name, ret); + return ret; + } + + ret =3D rradc_enable_continuous_mode(chip); + if (ret < 0) { + dev_err(chip->dev, "Failed to switch to continuous mode\n"); + goto disable_trigger; + } + + /* + * The wait/sleep values were found through trial and error, + * this is mostly for the battery ID channel which takes some + * time to settle. + */ + for (i =3D 0; i < 5; i++) { + if (rradc_is_ready(chip, chan_id)) + break; + usleep_range(50000, 50000 + 500); + } + + if (i =3D=3D 5) { + dev_err(chip->dev, "Channel '%s' is not ready\n", + iio_chan->extend_name); + ret =3D -EINVAL; + } + + rradc_disable_continuous_mode(chip); + +disable_trigger: + regmap_update_bits(chip->regmap, chip->base + chan->trigger_addr, + chan->trigger_mask, 0); + + return ret; +} + +static int rradc_prepare_batt_id_conversion(struct rradc_chip *chip, + enum rradc_channel_id chan_id, + u16 *data) +{ + int ret, batt_id_delay; + + ret =3D regmap_update_bits(chip->regmap, chip->base + RR_ADC_BATT_ID_CTRL, + RR_ADC_BATT_ID_CTRL_CHANNEL_CONV, + RR_ADC_BATT_ID_CTRL_CHANNEL_CONV); + if (ret < 0) { + dev_err(chip->dev, "Enabling BATT ID channel failed:%d\n", ret); + return ret; + } + + if (chip->batt_id_delay !=3D -EINVAL) { + batt_id_delay =3D + FIELD_PREP(BATT_ID_SETTLE_MASK, chip->batt_id_delay); + ret =3D regmap_update_bits(chip->regmap, + chip->base + RR_ADC_BATT_ID_CFG, + batt_id_delay, batt_id_delay); + if (ret < 0) { + dev_err(chip->dev, + "BATT_ID settling time config failed:%d\n", + ret); + goto out_disable_batt_id; + } + } + + ret =3D regmap_update_bits(chip->regmap, + chip->base + RR_ADC_BATT_ID_TRIGGER, + RR_ADC_TRIGGER_CTL, RR_ADC_TRIGGER_CTL); + if (ret < 0) { + dev_err(chip->dev, "BATT_ID trigger set failed:%d\n", ret); + goto out_disable_batt_id; + } + + ret =3D rradc_read_status_in_cont_mode(chip, chan_id); + + /* + * Reset registers back to default values + */ + regmap_update_bits(chip->regmap, + chip->base + RR_ADC_BATT_ID_TRIGGER, + RR_ADC_TRIGGER_CTL, 0); + +out_disable_batt_id: + regmap_update_bits(chip->regmap, chip->base + RR_ADC_BATT_ID_CTRL, + RR_ADC_BATT_ID_CTRL_CHANNEL_CONV, 0); + + return ret; +} + +static int rradc_do_conversion(struct rradc_chip *chip, + enum rradc_channel_id chan_id, u16 *data) +{ + const struct rradc_channel *chan =3D &rradc_chans[chan_id]; + const struct iio_chan_spec *iio_chan =3D &rradc_iio_chans[chan_id]; + int ret; + u8 buf[6]; + + mutex_lock(&chip->lock); + + switch (chan_id) { + case RR_ADC_BATT_ID: + ret =3D rradc_prepare_batt_id_conversion(chip, chan_id, data); + if (ret < 0) { + dev_err(chip->dev, "Battery ID conversion failed:%d\n", + ret); + goto unlock_out; + } + break; + + case RR_ADC_USBIN_V: + case RR_ADC_DIE_TEMP: + ret =3D rradc_read_status_in_cont_mode(chip, chan_id); + if (ret < 0) { + dev_err(chip->dev, + "Error reading in continuous mode:%d\n", ret); + goto unlock_out; + } + break; + case RR_ADC_CHG_HOT_TEMP: + case RR_ADC_CHG_TOO_HOT_TEMP: + case RR_ADC_SKIN_HOT_TEMP: + case RR_ADC_SKIN_TOO_HOT_TEMP: + break; + default: + if (!rradc_is_ready(chip, chan_id)) { + /* + * Usually this means the channel isn't attached, for example + * the in_voltage_usbin_v_input channel will not be ready if + * no USB cable is attached + */ + dev_dbg(chip->dev, "channel '%s' is not ready\n", + iio_chan->extend_name); + ret =3D -ENODATA; + goto unlock_out; + } + break; + } + + ret =3D rradc_read(chip, chan->lsb, buf, chan->size); + if (ret) { + dev_err(chip->dev, "read data failed\n"); + goto unlock_out; + } + + /* + * For the battery ID we read the register for every ID ADC and then + * see which one is actually connected. + */ + if (chan_id =3D=3D RR_ADC_BATT_ID) { + u16 batt_id_150 =3D get_unaligned_le16(buf + 4); + u16 batt_id_15 =3D get_unaligned_le16(buf + 2); + u16 batt_id_5 =3D get_unaligned_le16(buf); + + if (!batt_id_150 && !batt_id_15 && !batt_id_5) { + dev_err(chip->dev, + "Invalid batt_id values with all zeros\n"); + ret =3D -EINVAL; + goto unlock_out; + } + + if (batt_id_150 <=3D RR_ADC_BATT_ID_RANGE) { + *data =3D batt_id_150; + chip->batt_id_data =3D 150; + } else if (batt_id_15 <=3D RR_ADC_BATT_ID_RANGE) { + *data =3D batt_id_15; + chip->batt_id_data =3D 15; + } else { + *data =3D batt_id_5; + chip->batt_id_data =3D 5; + } + } else { + /* + * All of the other channels are either 1 or 2 bytes. + * We can rely on the second byte being 0 for 1-byte channels. + */ + *data =3D get_unaligned_le16(buf); + } + +unlock_out: + mutex_unlock(&chip->lock); + + return ret; +} + +static int rradc_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan_spec, int *val, + int *val2, long mask) +{ + struct rradc_chip *chip =3D iio_priv(indio_dev); + const struct rradc_channel *chan; + int ret; + u16 adc_code; + + if (chan_spec->address >=3D RR_ADC_CHAN_MAX) { + dev_err(chip->dev, "Invalid channel index:%ld\n", + chan_spec->address); + return -EINVAL; + } + + chan =3D &rradc_chans[chan_spec->address]; + ret =3D rradc_do_conversion(chip, chan_spec->address, &adc_code); + if (ret < 0) + return ret; + + switch (mask) { + case IIO_CHAN_INFO_RAW: + *val =3D adc_code; + return IIO_VAL_INT; + case IIO_CHAN_INFO_PROCESSED: + chan->scale(chip, adc_code, val); + return IIO_VAL_INT; + default: + return -EINVAL; + } +} + +static const struct iio_info rradc_info =3D { + .read_raw =3D &rradc_read_raw, +}; + +static const struct rradc_channel rradc_chans[RR_ADC_CHAN_MAX] =3D { + { + .scale =3D rradc_post_process_batt_id, + .lsb =3D RR_ADC_BATT_ID_5_LSB, + .status =3D RR_ADC_BATT_ID_STS, + .size =3D 6, + .trigger_addr =3D RR_ADC_BATT_ID_TRIGGER, + .trigger_mask =3D BIT(0), + }, + { + .scale =3D rradc_post_process_therm, + .lsb =3D RR_ADC_BATT_THERM_LSB, + .status =3D RR_ADC_BATT_THERM_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_BATT_THERM_TRIGGER, + }, + { + .scale =3D rradc_post_process_therm, + .lsb =3D RR_ADC_SKIN_TEMP_LSB, + .status =3D RR_ADC_AUX_THERM_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_AUX_THERM_TRIGGER, + }, + { + .scale =3D rradc_post_process_usbin_curr, + .lsb =3D RR_ADC_USB_IN_I_LSB, + .status =3D RR_ADC_USB_IN_I_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_USB_IN_I_TRIGGER, + }, + { + .scale =3D rradc_post_process_volt, + .lsb =3D RR_ADC_USB_IN_V_LSB, + .status =3D RR_ADC_USB_IN_V_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_USB_IN_V_TRIGGER, + .trigger_mask =3D BIT(7), + }, + { + .scale =3D rradc_post_process_dcin_curr, + .lsb =3D RR_ADC_DC_IN_I_LSB, + .status =3D RR_ADC_DC_IN_I_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_DC_IN_I_TRIGGER, + }, + { + .scale =3D rradc_post_process_volt, + .lsb =3D RR_ADC_DC_IN_V_LSB, + .status =3D RR_ADC_DC_IN_V_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_DC_IN_V_TRIGGER, + }, + { + .scale =3D rradc_post_process_die_temp, + .lsb =3D RR_ADC_PMI_DIE_TEMP_LSB, + .status =3D RR_ADC_PMI_DIE_TEMP_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_PMI_DIE_TEMP_TRIGGER, + .trigger_mask =3D RR_ADC_TRIGGER_EVERY_CYCLE, + }, + { + .scale =3D rradc_post_process_chg_temp, + .lsb =3D RR_ADC_CHARGER_TEMP_LSB, + .status =3D RR_ADC_CHARGER_TEMP_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_CHARGER_TEMP_TRIGGER, + }, + { + .scale =3D rradc_post_process_gpio, + .lsb =3D RR_ADC_GPIO_LSB, + .status =3D RR_ADC_GPIO_STS, + .size =3D 2, + .trigger_addr =3D RR_ADC_GPIO_TRIGGER, + }, + { + .scale =3D rradc_post_process_chg_temp_hot, + .lsb =3D RR_ADC_CHARGER_HOT, + .status =3D RR_ADC_CHARGER_TEMP_STS, + .size =3D 1, + .trigger_addr =3D RR_ADC_CHARGER_TEMP_TRIGGER, + }, + { + .scale =3D rradc_post_process_chg_temp_hot, + .lsb =3D RR_ADC_CHARGER_TOO_HOT, + .status =3D RR_ADC_CHARGER_TEMP_STS, + .size =3D 1, + .trigger_addr =3D RR_ADC_CHARGER_TEMP_TRIGGER, + }, + { + .scale =3D rradc_post_process_skin_temp_hot, + .lsb =3D RR_ADC_SKIN_HOT, + .status =3D RR_ADC_AUX_THERM_STS, + .size =3D 1, + .trigger_addr =3D RR_ADC_AUX_THERM_TRIGGER, + }, + { + .scale =3D rradc_post_process_skin_temp_hot, + .lsb =3D RR_ADC_SKIN_TOO_HOT, + .status =3D RR_ADC_AUX_THERM_STS, + .size =3D 1, + .trigger_addr =3D RR_ADC_AUX_THERM_TRIGGER, + }, +}; + +static const struct iio_chan_spec rradc_iio_chans[RR_ADC_CHAN_MAX] =3D { + { + .extend_name =3D "batt_id", + .type =3D IIO_RESISTANCE, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED), + .address =3D RR_ADC_BATT_ID, + }, + { + .extend_name =3D "batt_therm", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_BATT_THERM, + }, + { + .extend_name =3D "skin_temp", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_SKIN_TEMP, + }, + { + .extend_name =3D "usbin_i", + .type =3D IIO_CURRENT, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED), + .address =3D RR_ADC_USBIN_I, + }, + { + .extend_name =3D "usbin_v", + .type =3D IIO_VOLTAGE, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED), + .address =3D RR_ADC_USBIN_V, + }, + { + .extend_name =3D "dcin_i", + .type =3D IIO_CURRENT, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED), + .address =3D RR_ADC_DCIN_I, + }, + { + .extend_name =3D "dcin_v", + .type =3D IIO_VOLTAGE, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED), + .address =3D RR_ADC_DCIN_V, + }, + { + .extend_name =3D "die_temp", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_DIE_TEMP, + }, + { + .extend_name =3D "chg_temp", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_CHG_TEMP, + }, + { + .extend_name =3D "gpio", + .type =3D IIO_VOLTAGE, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_GPIO, + }, + { + .extend_name =3D "chg_temp_hot", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_CHG_HOT_TEMP, + }, + { + .extend_name =3D "chg_temp_too_hot", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_CHG_TOO_HOT_TEMP, + }, + { + .extend_name =3D "skin_temp_hot", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_SKIN_TEMP, + }, + { + .extend_name =3D "skin_temp_too_hot", + .type =3D IIO_TEMP, + .info_mask_separate =3D BIT(IIO_CHAN_INFO_PROCESSED)| + BIT(IIO_CHAN_INFO_RAW), + .address =3D RR_ADC_SKIN_TEMP, + }, +}; + +static int rradc_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct iio_dev *indio_dev; + struct rradc_chip *chip; + int ret, i; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*chip)); + if (!indio_dev) + return -ENOMEM; + + chip =3D iio_priv(indio_dev); + chip->regmap =3D dev_get_regmap(pdev->dev.parent, NULL); + if (!chip->regmap) { + dev_err(dev, "Couldn't get parent's regmap\n"); + return -EINVAL; + } + + chip->dev =3D dev; + mutex_init(&chip->lock); + + ret =3D device_property_read_u32(dev, "reg", &chip->base); + if (ret < 0) { + dev_err(chip->dev, "Couldn't find reg address, ret =3D %d\n", + ret); + return ret; + } + + chip->batt_id_delay =3D -EINVAL; + ret =3D device_property_read_u32(dev, "qcom,batt-id-delay-ms", + &chip->batt_id_delay); + if (!ret) { + for (i =3D 0; i < RRADC_BATT_ID_DELAY_MAX; i++) { + if (chip->batt_id_delay =3D=3D batt_id_delays[i]) + break; + } + if (i =3D=3D RRADC_BATT_ID_DELAY_MAX) + chip->batt_id_delay =3D -EINVAL; + } + + /* Get the PMIC revision ID, we need to handle some varying coefficients = */ + chip->pmic =3D (struct qcom_spmi_pmic *)spmi_device_get_drvdata( + to_spmi_device(pdev->dev.parent)); + qcom_pmic_print_info(chip->dev, chip->pmic); + + indio_dev->name =3D pdev->name; + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->info =3D &rradc_info; + indio_dev->channels =3D rradc_iio_chans; + indio_dev->num_channels =3D RR_ADC_CHAN_MAX; + + return devm_iio_device_register(dev, indio_dev); +} + +static const struct of_device_id rradc_match_table[] =3D { + { .compatible =3D "qcom,pm660-rradc" }, + { .compatible =3D "qcom,pmi8998-rradc" }, + {} +}; +MODULE_DEVICE_TABLE(of, rradc_match_table); + +static struct platform_driver rradc_driver =3D { + .driver =3D { + .name =3D "qcom-rradc", + .of_match_table =3D rradc_match_table, + }, + .probe =3D rradc_probe, +}; +module_platform_driver(rradc_driver); + +MODULE_DESCRIPTION("QCOM SPMI PMIC RR ADC driver"); +MODULE_AUTHOR("Caleb Connolly "); +MODULE_LICENSE("GPL v2"); --=20 2.34.1 From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E146AC433EF for ; Thu, 6 Jan 2022 17:32:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242067AbiAFRc0 (ORCPT ); Thu, 6 Jan 2022 12:32:26 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41778 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241987AbiAFRb6 (ORCPT ); Thu, 6 Jan 2022 12:31:58 -0500 Received: from mail-wm1-x333.google.com (mail-wm1-x333.google.com [IPv6:2a00:1450:4864:20::333]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6398CC061212 for ; Thu, 6 Jan 2022 09:31:55 -0800 (PST) Received: by mail-wm1-x333.google.com with SMTP id a83-20020a1c9856000000b00344731e044bso1591078wme.1 for ; Thu, 06 Jan 2022 09:31:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=+lqRhrkooB1DRVf4+Ugj5CfxzFlazGWH1jNE3D3s2OI=; b=B5og2ahCvc0V5eQYnz//9KyB1M9yh5OnSf9NEBwUn0cl6yfDw9koEPExIjvXDrqnVr PiM0tlvwNs69cnyhj8cFKJIWsNlqEqJII5HPFrDiWQx9p6W9RtfxhJk5ObaMJj3S5qsI W4i1wPNu8vY4tQe4f1XMuQhUoHzlrjDvLDmteFfjNrlFc/Oa1KleP6lWJxdATSfs7RXs lZOb28HuXGjMhutAM2RSA8+s/4TWoki8beGts/bwyhnd4Kfy3Xg1eUST9MBGRZrXFOKu ra0DDvOrY0NookVrMZac6z79cY+S1MRs03lyf8u7wOGFk1zc4lIaFqto8FQZWVSP+ZFx h9Ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+lqRhrkooB1DRVf4+Ugj5CfxzFlazGWH1jNE3D3s2OI=; b=M7vi6sKHnYjQx30acjf6+NeromGaQHXht+UL1jdxbvLLA2xRDw+ktCgOqCNJlJURN0 AP9FxpN/QN5txwInUXnGEqmgzxU/MES0C1THEqTVvES+4rxahC+BcaFUC/FozytZc4LC c/P+493qb9F5OjcMLvrrtxts6QANI71oOJeEFxCzG+jIF1LvKTPm0zQvwshw9xvp69GI fy4MPj+MSzsWDRNT0s8tr22St/qbLsM2vcQtbATYgGbsGzq4OhwsYnzDsYqW+2zySKtw 78HWZ4nJw6UOFDBJXBbvaD5wWqJd+SQw4jF8wCbdKrMpT9GCXTXimXGZQMA62W08deeK U0Lg== X-Gm-Message-State: AOAM530jae17Tw6yvx6wPlkfuaTyifdW+eJ7N5qUha9sjypKCKx7ebo/ KaIGubngvG07bLz/JAZNHBBeZQ== X-Google-Smtp-Source: ABdhPJylFri1IhYTfNifFni3+y0w41rnv8HNSTX7UHKiOdSyFAW6lastbZD9vY82SCOO+4/F86aazA== X-Received: by 2002:a1c:f613:: with SMTP id w19mr7812524wmc.58.1641490313995; Thu, 06 Jan 2022 09:31:53 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:53 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Subject: [PATCH v3 4/7] arm64: dts: qcom: pmi8998: add rradc node Date: Thu, 6 Jan 2022 17:31:28 +0000 Message-Id: <20220106173131.3279580-5-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Add a DT node for the Round Robin ADC found in the PMI8998 PMIC. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/pmi8998.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/pmi8998.dtsi b/arch/arm64/boot/dts/qc= om/pmi8998.dtsi index 0fef5f113f05..da10668c361d 100644 --- a/arch/arm64/boot/dts/qcom/pmi8998.dtsi +++ b/arch/arm64/boot/dts/qcom/pmi8998.dtsi @@ -18,6 +18,14 @@ pmi8998_gpio: gpios@c000 { interrupt-controller; #interrupt-cells =3D <2>; }; + + pmi8998_rradc: rradc@4500 { + compatible =3D "qcom,pmi8998-rradc"; + reg =3D <0x4500>; + #io-channel-cells =3D <1>; + + status =3D "disabled"; + }; }; =20 pmi8998_lsid1: pmic@3 { --=20 2.34.1 From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6B48EC433FE for ; Thu, 6 Jan 2022 17:32:05 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242094AbiAFRcE (ORCPT ); Thu, 6 Jan 2022 12:32:04 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41788 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241999AbiAFRb6 (ORCPT ); Thu, 6 Jan 2022 12:31:58 -0500 Received: from mail-wm1-x32b.google.com (mail-wm1-x32b.google.com [IPv6:2a00:1450:4864:20::32b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8E813C0611FF for ; Thu, 6 Jan 2022 09:31:56 -0800 (PST) Received: by mail-wm1-x32b.google.com with SMTP id v123so2327093wme.2 for ; Thu, 06 Jan 2022 09:31:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=6owdUrWnsMJbv4dtPOTN1GhRqLZCzET0ZErU0fw/VVw=; b=LYrMz7mY+dnmAeSQGk4VEVrSwLq3fbq5WKJ8TaIGQlkgf14SWt4wA8bgP6VqEKzMNt pbOLZ5xXSF0+bNyDSQ5l/jnWvIJpTMXvXQ7hJkSxv3fs65LRCvs4qE5ZZX0HXhNiQBLi xs1fOyImB5Nq6KjCbrlmUI3wsN3YEuDH9gq6V7ftYHvE8PBIvSlQuR+ufZQItJwDCC1z 6Yhfk4ahxOQgq4JmEkcDVZR5/DoyU5JxKKFFNgF0UvgPeUMxTh6ETna048ol+b9Wm6iE LXMlbZbycaP5Hy15/fQl7ZPhLwZ+DfXfNVxGq+wYHhHP08BquZITm+4ugqLNPp14mvCm rh8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=6owdUrWnsMJbv4dtPOTN1GhRqLZCzET0ZErU0fw/VVw=; b=lxsgWzUMtr4avTpnVyD6Lb+X6HHK3ljEoKdWPfeHd0mn9Fd5tm/ma6vj/8zxApy07D 7xS3CyjM0vHtpzffqij0X6ub7A6ulLPsuSnyXJbhPNu7hK2pKGdmz6Ify03bS71c8X+K Ag2jNP4mjzh2J4q4UNm9LEejViBrjvgxJcUPBQ/ET1QTajbfcTFFQ+EVtqehLT8tS3PD xwWxF+3pJlEh+ZSYPwuXLg3P/Okpe2cGsvoaONLbQRMcy2oop09gADz5VlukAQbfhlFU Db496fCySWDq1tFhAXR0tnHqfLATEJDg1JS3GThC1cft9EhMlDxEBUCV8qQGo3zxRjIg kjTQ== X-Gm-Message-State: AOAM532haY4quEX1HsZXXet+00Au8AEfJH4IsGs5/53R37Tdm0pvlfhe WsktkqEPWUnxRRjj1aBFxFVMvw== X-Google-Smtp-Source: ABdhPJwStHeb45F64zudZhTtE4SVnuzh76jgqxrVqZ/SoO8ntdl8lnXNmDjH+hS27LpZEpr9aE6CJA== X-Received: by 2002:a1c:1dd0:: with SMTP id d199mr7977135wmd.150.1641490315047; Thu, 06 Jan 2022 09:31:55 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:54 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Subject: [PATCH v3 5/7] arm64: dts: qcom: sdm845-oneplus: enable rradc Date: Thu, 6 Jan 2022 17:31:29 +0000 Message-Id: <20220106173131.3279580-6-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Enable the RRADC for the OnePlus 6. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi b/arch/arm= 64/boot/dts/qcom/sdm845-oneplus-common.dtsi index 3e04aeb479d1..9feda49b2f12 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi @@ -450,6 +450,10 @@ pinconf { }; }; =20 +&pmi8998_rradc { + status =3D "okay"; +}; + &qupv3_id_1 { status =3D "okay"; }; --=20 2.34.1 From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id F0CEBC433EF for ; Thu, 6 Jan 2022 17:32:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241911AbiAFRcU (ORCPT ); Thu, 6 Jan 2022 12:32:20 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41818 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242011AbiAFRb6 (ORCPT ); Thu, 6 Jan 2022 12:31:58 -0500 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7B95AC034002 for ; Thu, 6 Jan 2022 09:31:57 -0800 (PST) Received: by mail-wr1-x430.google.com with SMTP id t26so6228753wrb.4 for ; Thu, 06 Jan 2022 09:31:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=W8/SX4B6pGqMw5D9hjNeLzM7aFQMvNtbchzA9WgHZ3g=; b=gZEEmPS8SGAOQYH+sjnifr3Nfd+ubwj/AhpgTcBWcrdH1HqHgy+ewiVfoHCBOmPUvz Z7OGdyATPNWtqC4HdfehVruP+ujJ1kn9MQ05vAZ89GWuelTm/87B2zEw6ogAp/ZQROEg MbPpUGNl6aW3z3f91fOZJhe5pHAE1mgfp70u0hlLKXbCMW77IDn1FjshVSmHhoo+Q8GB KJBO6qDTeS/qRKCA2cU2gB5Ih0KTVA/72FZxQn6L5KRvlYThkqyadYo0gchYzvM+O+Rz W8xfrbJhBmRj62dtdW4cPkuXsipce+afJPUrOSSYQ3RbrvOrh1y1doJO1v8QPGDsDetR QfCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=W8/SX4B6pGqMw5D9hjNeLzM7aFQMvNtbchzA9WgHZ3g=; b=NG9MLl0Q05zgTFzNVh8Lxm9FcM1wRjiuNPiDpNEEiGDJr8yVCczGTfuxUzaPyTIDSZ iR2tCq5F/1ujbxeLaCyN1lZIgJqZEnQO5ofnz8O2orVsQ9irH2/SchqBdNQcKf6Axs8m eaVtQFVxqsaMWmrA3+D9I1AMhvz7ERVRewNHyiRTiLHQXagZpJsurZmoibnSCoOS8EZ/ LZ1DWrcub6Z2Djt9PmYERjsV+lEzuYJq3COHeSntkPQyMrjCt3cx/5YvynL7an9sCpd9 vrQl/tHaRJbkw87NfChJAoYIWLv8fBuQij4ZdlhaxTXpi9VlNMulk4dWPxvEWUj5bRIr yhRQ== X-Gm-Message-State: AOAM5314St3BuK7X8qlA0QppSL3xw7IN2yRCatxVy8Tzj+5hWOlt081f DYnj9eDKWYHQswezSYx4VKsFmQ== X-Google-Smtp-Source: ABdhPJz8oLt7aOGYnbbUJf1Gzv8cuR4T8aezYAt90i1MF5S1G4nUy+WQpTR+IoF9URlEZYY2QtBTUw== X-Received: by 2002:a5d:6685:: with SMTP id l5mr2944681wru.588.1641490316145; Thu, 06 Jan 2022 09:31:56 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:55 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Subject: [PATCH v3 6/7] arm64: dts: qcom: sdm845-db845c: enable rradc Date: Thu, 6 Jan 2022 17:31:30 +0000 Message-Id: <20220106173131.3279580-7-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Enable the Round Robin ADC for the db845c. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/d= ts/qcom/sdm845-db845c.dts index 13f80a0b6faa..1c452b458121 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts @@ -595,6 +595,10 @@ resin { }; }; =20 +&pmi8998_rradc { + status =3D "okay"; +}; + /* QUAT I2S Uses 4 I2S SD Lines for audio on LT9611 HDMI Bridge */ &q6afedai { qi2s@22 { --=20 2.34.1 From nobody Tue Jun 30 23:30:08 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id AD7BFC433EF for ; Thu, 6 Jan 2022 17:32:18 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242025AbiAFRcR (ORCPT ); Thu, 6 Jan 2022 12:32:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41772 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242023AbiAFRb7 (ORCPT ); Thu, 6 Jan 2022 12:31:59 -0500 Received: from mail-wr1-x42b.google.com (mail-wr1-x42b.google.com [IPv6:2a00:1450:4864:20::42b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 750F6C034005 for ; Thu, 6 Jan 2022 09:31:58 -0800 (PST) Received: by mail-wr1-x42b.google.com with SMTP id i22so6170610wrb.13 for ; Thu, 06 Jan 2022 09:31:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=2VD8BhFQsi1gAqizHlVU3fMYSmPUmL03WAYruvW0snE=; b=m0HegGbWAjKeIsRoARzohUa1OFMBWmXZPnpb5wapIM9mm6FBTq1HEOGWlGenaN3qdn TvWeF9SIpEDEC5m9jk5Kp9vi1+dvoGcUPJgdxkFcFmhdle1fNu+aEc5p9h1nShqrcPr9 cuHbe9jDYKohD+V842KPRBr2Nb5OtDaemIUGCatFdFOslDRAjkL4HblA+hNxDcKNuAHO LXfQ1zU2ZPkOf0SsV4iTWTKHlU+3kgzp5gxCXxiZcnAzaWwY1vdjk+tTYHN2MZ9tMz0b O28XacDMJHSYjxjiu7EjHdJ6QMQTFZ93yg2mNQzGXvgLBqR1OwAWiBV8/Sf3GpKubiF8 /fXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=2VD8BhFQsi1gAqizHlVU3fMYSmPUmL03WAYruvW0snE=; b=0qqL0WD5u42sszd4FxYjTU8+Ny8Dt+rqP9ZEGecI369+6q/4lGMU7lokP/H74DTEMS CdY0nkbnPPKz/kg0FmLkMEM64yzmXtIoCd94wKoIgegkh35hxresvda5U64LQ+I2MQHh Dqoc5es6tE2W8zgisgi0dgrnchqHu8EXlx3j3rkPj0pcUpGgkX7GAd2pPpwa+R7jmIeu 6i/0stl1YobtiHVhZqLxyCAKei5pJDAQsjaX1kuSmWMHtClq5ICOHHRv7XLotlFUhMoB PUDjb7kMPyX9che9I7hOIE26B2NVQgNY/JE8ucmFohk6Sm4Y3wnIyiUvheG4+5zIJ54q qwww== X-Gm-Message-State: AOAM532PoubGUl0vOc+U2wl8ddjALSo3kDkJ6stVZD23fC7HLh5sL5hG L66SqFs/zELl2YDskVlt7z+eng== X-Google-Smtp-Source: ABdhPJy11EzN1DwExZ7UdzsyYAs7SBnwijjhuNVuuoC9cCSTKSH3NTcmkInYclaSjfV1HMK9sX5vSA== X-Received: by 2002:a5d:6f02:: with SMTP id ay2mr14004127wrb.269.1641490317063; Thu, 06 Jan 2022 09:31:57 -0800 (PST) Received: from localhost.localdomain ([81.178.195.252]) by smtp.gmail.com with ESMTPSA id b16sm2575594wmq.41.2022.01.06.09.31.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 06 Jan 2022 09:31:56 -0800 (PST) From: Caleb Connolly To: caleb.connolly@linaro.org, Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Cc: sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Subject: [PATCH v3 7/7] arm64: dts: qcom: sdm845-xiaomi-beryllium: enable RRADC Date: Thu, 6 Jan 2022 17:31:31 +0000 Message-Id: <20220106173131.3279580-8-caleb.connolly@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220106173131.3279580-1-caleb.connolly@linaro.org> References: <20220106173131.3279580-1-caleb.connolly@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Enable the PMI8998 RRADC. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts b/arch/ar= m64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts index 580d4cc1296f..481132b0cee4 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts @@ -312,6 +312,10 @@ resin { }; }; =20 +&pmi8998_rradc { + status =3D "okay"; +}; + /* QUAT I2S Uses 1 I2S SD Line for audio on TAS2559/60 amplifiers */ &q6afedai { qi2s@22 { --=20 2.34.1