From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4B32FC4332F for ; Fri, 31 Dec 2021 16:20:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229693AbhLaQUT (ORCPT ); Fri, 31 Dec 2021 11:20:19 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46500 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229669AbhLaQUR (ORCPT ); Fri, 31 Dec 2021 11:20:17 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 039CE3FFDF for ; Fri, 31 Dec 2021 16:20:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967616; bh=Z5ioY/F3t7PzEeZt89hQh1G0ZQnghAHpzWba5N0rXNM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=WBkNCBMiSw5kLBH+8ozClnbMsw34QNzg616H5Ps8B0hbiRxcGlHbGZ+GyzhdB6CJQ LmH4tVTZ2y9xRBeF7MEMxPhEqU+Mq/l3FDrUZ8f5WTePRZCi5RP7eU/XlNhlSWSeAA 1u1AAVyJK/b8ngGiRNx8nRJ58gDd+Sxx+xg3NuzVtIKZVBZC41gu6R6zOlARF7usky p8yCL5yp8w4vHvYfMZzMCPfTQdlB9IfmgBUH0woQ45ybk9hJY38mp1xYRuz/we9azU LMclOWRh9MdCxvqydXMGqNeh+mvCXP7sHjgod0320bx5d2Zs1NODK+DWrEs34annVV b+SEYzpqBMkHA== Received: by mail-lj1-f199.google.com with SMTP id v19-20020a2e87d3000000b0022dbe4687f1so6707332ljj.7 for ; Fri, 31 Dec 2021 08:20:15 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Z5ioY/F3t7PzEeZt89hQh1G0ZQnghAHpzWba5N0rXNM=; b=k3IloEg7O05x0TAby+8w1jIBf7FN/lKM9TbMQX07jDjoXWhkY7hpzwp2NVhqA4F6vk wHRe3wSoWwAjFfFJY3NrhaFKzW1z1WTX9+d5Mm2vDnhzax1wRS+wXEX0Z61/2Z97VW0q 8+5r/f0Z4qbDbIiSel5Euro/rlxJFjZ02WAf45BbkpMakivqjC49hWmvqErGjvX2nLYZ 3/l91SYWiGRQSIPw0oSSbCI5iDBIOC8WnKMjUKYC/BbE6H6vsc+CpaOgDW9ld9Vu9YDo gWMrmo/023co9RDeZKOnI53qulxMpZCqsw998kko6aE2pxvGTanVRDbxyb4/pNh3UROU eYzA== X-Gm-Message-State: AOAM533j3nzgCsGAG7MJ3TiHsLGUbrvztA5JcVnuc6OZSAzQ6a58BNQv oUEU0Z+Mbf8wRmI4JL3+kQgtFHC+ajCFyL4sq4EZ2qsSycKW3EjEKQbJjCAnJt7Xp9LI24R5MCM HO/aASGA+LNR/naa9E74a1yjguRA+K3aLtEt5f6J1rg== X-Received: by 2002:a05:651c:a09:: with SMTP id k9mr9172158ljq.180.1640967615228; Fri, 31 Dec 2021 08:20:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJzc+4kTYgqygG16URIJFVj2z6Z4ttRC0uwPhq5+1fKUZ9If5v0MZQV6COmgWUmppRWM7qDBog== X-Received: by 2002:a05:651c:a09:: with SMTP id k9mr9172134ljq.180.1640967614996; Fri, 31 Dec 2021 08:20:14 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id bx10sm2817607ljb.3.2021.12.31.08.20.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:20:14 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park , stable@vger.kernel.org Subject: [PATCH 01/24] pinctrl: samsung: drop pin banks references on error paths Date: Fri, 31 Dec 2021 17:19:07 +0100 Message-Id: <20211231161930.256733-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The driver iterates over its devicetree children with for_each_child_of_node() and stores for later found node pointer. This has to be put in error paths to avoid leak during re-probing. Fixes: ab663789d697 ("pinctrl: samsung: Match pin banks with their device n= odes") Cc: Signed-off-by: Krzysztof Kozlowski --- drivers/pinctrl/samsung/pinctrl-samsung.c | 29 +++++++++++++++++------ 1 file changed, 22 insertions(+), 7 deletions(-) diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/sa= msung/pinctrl-samsung.c index 8941f658e7f1..f2864a7869b3 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1002,6 +1002,15 @@ samsung_pinctrl_get_soc_data_for_of_alias(struct pla= tform_device *pdev) return &(of_data->ctrl[id]); } =20 +static void samsung_banks_of_node_put(struct samsung_pinctrl_drv_data *d) +{ + struct samsung_pin_bank *bank; + unsigned int i; + + for (i =3D 0; i < d->nr_banks; ++i, ++bank) + of_node_put(bank->of_node); +} + /* retrieve the soc specific data */ static const struct samsung_pin_ctrl * samsung_pinctrl_get_soc_data(struct samsung_pinctrl_drv_data *d, @@ -1116,19 +1125,19 @@ static int samsung_pinctrl_probe(struct platform_de= vice *pdev) if (ctrl->retention_data) { drvdata->retention_ctrl =3D ctrl->retention_data->init(drvdata, ctrl->retention_data); - if (IS_ERR(drvdata->retention_ctrl)) - return PTR_ERR(drvdata->retention_ctrl); + if (IS_ERR(drvdata->retention_ctrl)) { + ret =3D PTR_ERR(drvdata->retention_ctrl); + goto err_put_banks; + } } =20 ret =3D samsung_pinctrl_register(pdev, drvdata); if (ret) - return ret; + goto err_put_banks; =20 ret =3D samsung_gpiolib_register(pdev, drvdata); - if (ret) { - samsung_pinctrl_unregister(pdev, drvdata); - return ret; - } + if (ret) + goto err_unregister; =20 if (ctrl->eint_gpio_init) ctrl->eint_gpio_init(drvdata); @@ -1138,6 +1147,12 @@ static int samsung_pinctrl_probe(struct platform_dev= ice *pdev) platform_set_drvdata(pdev, drvdata); =20 return 0; + +err_unregister: + samsung_pinctrl_unregister(pdev, drvdata); +err_put_banks: + samsung_banks_of_node_put(drvdata); + return ret; } =20 /* --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 86616C4332F for ; Fri, 31 Dec 2021 16:20:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231322AbhLaQUY (ORCPT ); Fri, 31 Dec 2021 11:20:24 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:54872 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231267AbhLaQUS (ORCPT ); Fri, 31 Dec 2021 11:20:18 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 6BBB6406EA for ; Fri, 31 Dec 2021 16:20:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967617; bh=DIlpbupBLlvhME495ccC/GJjqZBKtEWGWE9M06bGn4s=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=evOqhPfb7LoXf/Ar6zNSlbfnRZ/TkPFpJLtIXNhOIdvzSGaFsu3VOS3JH/+CzqhiG NPkBe1kiAc+bbW7hN2seX6qeLcd4E5rx9l+lPchCXbHL5ipp/O/TNHdVFspHpmzJBx 0cwzQP+xulArfdG331NFQqOy9x5XpqvPMpCl5ARfZk7Y0yXNUY/VIZwxOgK4xNKNRK q377j/5OBSSWfR2lODwzVwRHs4KmVw+6z/D+ju8Xjgw+Ty3nR8bqR8dv39lX92BJ+8 OI5wPRQ6BS+9xJYDlLr8Lu+2Emusjh6CZh33m5p8ttWCK6mPmIMKjrSnLtke5/ufMt xpITLsWOTErtw== Received: by mail-lj1-f200.google.com with SMTP id y4-20020a2e95c4000000b0022dbab5f69eso6671377ljh.14 for ; Fri, 31 Dec 2021 08:20:17 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=DIlpbupBLlvhME495ccC/GJjqZBKtEWGWE9M06bGn4s=; b=SXroZ3x3+t1zLiao0GJ3LQjPf4uGYqfK2Y4RuD3wnNrLtWNZIwfOm/71zFBSdhc1eJ zEmm/gHHXeDk5UsD+IZmiHvLmhD42ga8RdofioU7iQkIDLOkYOM50SYFbGIf6RxXI6Bi dxDKGqUa223DvGlB9zWkMQqZWt1WuLm27CGdW54i86dx0S+dDaAB55qJj4mnMd2Ekk51 j8HJN2VD1QR0ibAfiBDd73mZoYWAS4jHXoLHvfp0NqY8RJaha9VGYGjTqSs939JLAkBk yrmeMMiiK3GQ1/Uk9aQo6iUtCZRZacXyDCmzwNc7sWz9xoRWEr+dju9d2l54ifeLk52x nDdQ== X-Gm-Message-State: AOAM533yGblpNsqKavMKNcBbUeGSgtvK3uiSSag5cpUClD5XLuOQYd1a c3wfGplmWpDe2WgrI/8bGeBfNQ6BfWhKEW0Rx9k2o+4Wk6hl30XJuuacwv9b7ASJPdTbXASZV7s ZeXws2NY4Nd4+2XMnjGYUfhzs3kOX0da68xwf6sxpZw== X-Received: by 2002:ac2:5297:: with SMTP id q23mr29964317lfm.192.1640967616486; Fri, 31 Dec 2021 08:20:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJyJodevQXJIyAk4xZjnM+a51+YZ8a29g7tEjVrvpL5Dgq1KqQho2kvWsuAvQ/9Y8hwXYpClJw== X-Received: by 2002:ac2:5297:: with SMTP id q23mr29964305lfm.192.1640967616316; Fri, 31 Dec 2021 08:20:16 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id bx10sm2817607ljb.3.2021.12.31.08.20.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:20:15 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 02/24] pinctrl: samsung: accept GPIO bank nodes with a suffix Date: Fri, 31 Dec 2021 17:19:08 +0100 Message-Id: <20211231161930.256733-3-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Existing dt-bindings expected that each GPIO/pin bank within pin controller has its own node with name matching the bank (e.g. gpa0, gpx2) and "gpio-controller" property. The node name is then used for matching between driver data and DTS. Newly introduced dtschema expects to have nodes ending with "-gpio-bank" suffix, so rewrite bank-devicetree matching to look for old and new style of naming. Signed-off-by: Krzysztof Kozlowski --- drivers/pinctrl/samsung/pinctrl-samsung.c | 57 ++++++++++++++++++----- 1 file changed, 45 insertions(+), 12 deletions(-) diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/sa= msung/pinctrl-samsung.c index f2864a7869b3..561853df8ef7 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1011,13 +1011,56 @@ static void samsung_banks_of_node_put(struct samsun= g_pinctrl_drv_data *d) of_node_put(bank->of_node); } =20 +/* + * Iterate over all driver pin banks to find one matching the name of node, + * skipping optional "-gpio" node suffix. When found, assign node to the b= ank. + */ +static void samsung_banks_of_node_get(struct device *dev, + struct samsung_pinctrl_drv_data *d, + struct device_node *node) +{ + const char *suffix =3D "-gpio-bank"; + struct samsung_pin_bank *bank; + struct device_node *child; + /* Pin bank names are up to 4 characters */ + char node_name[20]; + unsigned int i; + size_t len; + + bank =3D d->pin_banks; + for (i =3D 0; i < d->nr_banks; ++i, ++bank) { + strscpy(node_name, bank->name, sizeof(node_name)); + len =3D strlcat(node_name, suffix, sizeof(node_name)); + if (len =3D=3D sizeof(sizeof(node_name))) { + dev_err(dev, "Too long pin bank name '%s', ignoring\n", + bank->name); + continue; + } + + for_each_child_of_node(node, child) { + if (!of_find_property(child, "gpio-controller", NULL)) + continue; + if (of_node_name_eq(child, node_name)) + break; + else if (of_node_name_eq(child, bank->name)) + break; + } + + if (child) + bank->of_node =3D child; + else + dev_warn(dev, "Missing node for bank %s - invalid DTB\n", + bank->name); + /* child reference dropped in samsung_drop_banks_of_node() */ + } +} + /* retrieve the soc specific data */ static const struct samsung_pin_ctrl * samsung_pinctrl_get_soc_data(struct samsung_pinctrl_drv_data *d, struct platform_device *pdev) { struct device_node *node =3D pdev->dev.of_node; - struct device_node *np; const struct samsung_pin_bank_data *bdata; const struct samsung_pin_ctrl *ctrl; struct samsung_pin_bank *bank; @@ -1081,17 +1124,7 @@ samsung_pinctrl_get_soc_data(struct samsung_pinctrl_= drv_data *d, */ d->virt_base =3D virt_base[0]; =20 - for_each_child_of_node(node, np) { - if (!of_find_property(np, "gpio-controller", NULL)) - continue; - bank =3D d->pin_banks; - for (i =3D 0; i < d->nr_banks; ++i, ++bank) { - if (of_node_name_eq(np, bank->name)) { - bank->of_node =3D np; - break; - } - } - } + samsung_banks_of_node_get(&pdev->dev, d, node); =20 d->pin_base =3D pin_base; pin_base +=3D d->nr_pins; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id AF093C433FE for ; Fri, 31 Dec 2021 16:20:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231305AbhLaQUV (ORCPT ); Fri, 31 Dec 2021 11:20:21 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46562 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231284AbhLaQUT (ORCPT ); Fri, 31 Dec 2021 11:20:19 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 52FD13FFD5 for ; Fri, 31 Dec 2021 16:20:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967618; bh=Z7M8b7DGvygZMI+7ttfn6LCkk2k7GpWqVpA4Kxd1ezE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=HTz3Hxz2LKIQvPI1ovX7jYeS3UeRU3cBDKUxgML9as1cBGSFG31/b44RgM4RR+d+B h+Wmjp8mKKELmcE1L5ST/gR51m0hxffV7rNz4VApO+toG0FYt6+WBxwZ+OaJ9/WWID 3tudte4BNSoEjzYPMuBYpFdoFkv+t44FRTv5Yn16DMXqHUjTT8fOcTxNFTb17XoUzd /FtbbHkFPoLpLR0waaK4kyyJvEKsafM35utko8hmbYp+0N6aRxYimHkzBfTRdbWZjM tgeQxnvVsV4k0taRDB84Hy0TJf5BZG//xS2kGvuRe/4ZSbIN43FzFXzpARUpTiwn5c 9yAHxn42B2u/Q== Received: by mail-lj1-f199.google.com with SMTP id p2-20020a2e9a82000000b0022e01240c1bso3112083lji.20 for ; Fri, 31 Dec 2021 08:20:18 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Z7M8b7DGvygZMI+7ttfn6LCkk2k7GpWqVpA4Kxd1ezE=; b=gxL5jThUDt/a35r/r4EVgbPOV/YJsB9VsY+lAirn+BxLnfNUMQHyQ/WbKxu7jGYWje ZQ7d9062jyswq8yPdAW0mxtjWUSYoVALwXTL1Q4ta4/AylaAkITpWkxUL8S37AfAEitL UD1tfEbsafHboXc07tpxaWmssTvwBFSiCUSJ7WBNu2kQ0fkdbHant1JpQCPQs4wr46+Y iN9h98ficA2e0SaFJlOmT1uZgzrDMQ51WzlvSTbAikPTeb5hRV+BvNwa02IW6Yo4uA6d 4oTpfdUdKTQgy82k51FfSUgg3LHTYPAuK+ZEOilcuw50uPBXcE51UBBaHVxgQqFjPQOS Kaaw== X-Gm-Message-State: AOAM530EaA/sY905+mHfL5Pj0nWm56WQu8x4qV124c0VZBH37F24a0pz /m+DrNHOEFBksCORrWJd+nOzycP+7urPgAOMrYIMfxdP+V75f+099YKs3FxW6nHV1CoWeSdutGl /5YpYovKR9JCbwj8z5b2FVasDneVLLo2B7Ev9B6GTEA== X-Received: by 2002:ac2:4c3a:: with SMTP id u26mr6648154lfq.213.1640967617771; Fri, 31 Dec 2021 08:20:17 -0800 (PST) X-Google-Smtp-Source: ABdhPJzYHKziaPuSIgn24MRjvaAfYo6FQZzBFG6SSspGPMra+rTqAGt0xm6C4a64WrxRSjqk34g2LA== X-Received: by 2002:ac2:4c3a:: with SMTP id u26mr6648147lfq.213.1640967617618; Fri, 31 Dec 2021 08:20:17 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id bx10sm2817607ljb.3.2021.12.31.08.20.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:20:16 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 03/24] ARM: dts: exynos: drop unused pinctrl defines in Exynos3250 Date: Fri, 31 Dec 2021 17:19:09 +0100 Message-Id: <20211231161930.256733-4-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The PIN_OUT/PIN_OUT_SET/PIN_CFG defines for pin controller pin configuration are not used. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Alim Akhtar --- arch/arm/boot/dts/exynos3250-pinctrl.dtsi | 25 ----------------------- 1 file changed, 25 deletions(-) diff --git a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi b/arch/arm/boot/dts/= exynos3250-pinctrl.dtsi index dff3c6e3aa1f..a616cb1aca29 100644 --- a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos3250-pinctrl.dtsi @@ -19,31 +19,6 @@ _pin { \ samsung,pin-drv =3D ; \ } =20 -#define PIN_OUT(_pin, _drv) \ - _pin { \ - samsung,pins =3D #_pin; \ - samsung,pin-function =3D ; \ - samsung,pin-pud =3D ; \ - samsung,pin-drv =3D ; \ - } - -#define PIN_OUT_SET(_pin, _val, _drv) \ - _pin { \ - samsung,pins =3D #_pin; \ - samsung,pin-function =3D ; \ - samsung,pin-pud =3D ; \ - samsung,pin-drv =3D ; \ - samsung,pin-val =3D <_val>; \ - } - -#define PIN_CFG(_pin, _sel, _pull, _drv) \ - _pin { \ - samsung,pins =3D #_pin; \ - samsung,pin-function =3D <_sel>; \ - samsung,pin-pud =3D ; \ - samsung,pin-drv =3D ; \ - } - #define PIN_SLP(_pin, _mode, _pull) \ _pin { \ samsung,pins =3D #_pin; \ --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 14F62C433FE for ; Fri, 31 Dec 2021 16:20:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231337AbhLaQU0 (ORCPT ); Fri, 31 Dec 2021 11:20:26 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46598 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231300AbhLaQUU (ORCPT ); Fri, 31 Dec 2021 11:20:20 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id B15F93F1A2 for ; Fri, 31 Dec 2021 16:20:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967619; bh=Yb4exiilZ6fWGtkNHAgUE2yCKFhigxo195C0Xf7w5qk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=EsEsdClxDPtitnqBY3F7O92T97gKlPg9G5b2864EZ6/Y3s3I+DKL4wziXKjyNLzV9 vRWKLZGmnFo/eH3nZjr67EB15O8FqgMiTnrcq2hO0guE8CPhLFqqGbByeJp+sB7+6W b6zzHvskGhKGovMeuDXuudUbLcF2Lk8kc+rOdTGY0NWl8KsR0U0kKys5DniLaERMTE oLNxmA+0G2h1lZStp+AVY42MKB7qmxtBJQi6TGNC4iaCK0jRNY6H4GAzj1RGaEPhW1 idlwrRH+SRJOXWX/HowlmuZryWwm0hv6VwGtLocS4R+Jw4QirTsjyiA5IImuabCJBA +NlyxRplheCvg== Received: by mail-lj1-f199.google.com with SMTP id l6-20020a2e8686000000b0022d9a4d18d5so8445267lji.19 for ; Fri, 31 Dec 2021 08:20:19 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Yb4exiilZ6fWGtkNHAgUE2yCKFhigxo195C0Xf7w5qk=; b=W5EmA+EwRAF1GgB1ix6aAVIQrMbV62o9rwb9kQgud7RcgWA4EO/XUOkH1jJzSogTen xyWeOYsb2tZC8Z0aWYzguu13oNg38vyQjKElohMaDS57MFvpPPfMI7dAW1R7HV5XvFaZ ZfAfoFATZ2VFrTffzI+ueLGbS2zw4YsgcGGKH3uCqWpNSE4R0rRvucGPO8Mzywbi8vBH qUBKDMMTq9/wXOQItfxIGiFAX+McnUe88aotCJw0Gu274YEaBLineA+xSZ2CokFwtUHl FJeGikz2Ts3n8C62v6D1e3q+gZnNR+Dxh1s3d+UBUgIfmRt7GnDJFfIX9lLxEADRumy0 3nIw== X-Gm-Message-State: AOAM533b0gUtm4HnZ09VxZqAo46ujPHRgamMb3G8rhP0v3xqHHNf5IbQ BC5CMMcgjxu8rTKYm6/qL7Zy0PbiIiINAlsqMGWghBlipZPuRwYWT/M3FqsAhzzvUk0GWvGe2Zo ZDY7r/OpneA6rAQim0P5u9IERSIk4MDruDHthaFWuWA== X-Received: by 2002:a19:501a:: with SMTP id e26mr9203886lfb.15.1640967618988; Fri, 31 Dec 2021 08:20:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJxNK4ScMYqUV+4nUybzcAVSBTksErcc62T2piTtEwBST7YOjkfvU2IG+Tb5jsClafIDsjA4mg== X-Received: by 2002:a19:501a:: with SMTP id e26mr9203878lfb.15.1640967618848; Fri, 31 Dec 2021 08:20:18 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id bx10sm2817607ljb.3.2021.12.31.08.20.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:20:18 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 04/24] ARM: dts: exynos: simplify PMIC DVS pin configuration in Odroid XU Date: Fri, 31 Dec 2021 17:19:10 +0100 Message-Id: <20211231161930.256733-5-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The pin configuration for PMIC DVS (pmic-dvs-2 and pmic-dvs-3) are exactly the same, so merge them. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5410-odroidxu.dts | 12 ++---------- 1 file changed, 2 insertions(+), 10 deletions(-) diff --git a/arch/arm/boot/dts/exynos5410-odroidxu.dts b/arch/arm/boot/dts/= exynos5410-odroidxu.dts index 884fef55836c..9f2200dd5b43 100644 --- a/arch/arm/boot/dts/exynos5410-odroidxu.dts +++ b/arch/arm/boot/dts/exynos5410-odroidxu.dts @@ -188,8 +188,7 @@ max77802: pmic@9 { interrupt-parent =3D <&gpx0>; interrupts =3D <4 IRQ_TYPE_NONE>; pinctrl-names =3D "default"; - pinctrl-0 =3D <&max77802_irq>, <&pmic_dvs_1>, <&pmic_dvs_2>, - <&pmic_dvs_3>; + pinctrl-0 =3D <&max77802_irq>, <&pmic_dvs_1>, <&pmic_dvs_2>; wakeup-source; #clock-cells =3D <1>; =20 @@ -563,15 +562,8 @@ sd2_wp: sd2-wp { samsung,pin-drv =3D ; }; =20 - pmic_dvs_3: pmic-dvs-3 { - samsung,pins =3D "gpx0-0"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - pmic_dvs_2: pmic-dvs-2 { - samsung,pins =3D "gpx0-1"; + samsung,pins =3D "gpx0-0", "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B3C6DC4321E for ; Fri, 31 Dec 2021 16:20:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231370AbhLaQUa (ORCPT ); Fri, 31 Dec 2021 11:20:30 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:54966 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231315AbhLaQUX (ORCPT ); Fri, 31 Dec 2021 11:20:23 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 5BE9B3FFDE for ; Fri, 31 Dec 2021 16:20:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967622; bh=TH0oF15Kc0CqVuAFXtLabbq4xKOXn0YXSWaECUHYifY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=YZVm5g6pme1n2hLN7VX+sfwmwgaO2ZSnXHBZ7kJX9czFXc8S/k98BjoqAzrsfsfCs eMfHu0WqJxPidma3hgEPqhG3NoUOzECEiKfA0HHppRj2XuRA8P1DB6v3j8c8kOV+Er fSK7zmayKhdxpHPeXc4UfmPX7GkljROV5nsfIyBHMxn4A99inERhM/nYv04ti6H1ID XJ7oAid/i/Ek7PhToN3hg6mX8qEVVy+6MEdKvXLyQW7iiSDQqJew/YhkfgbjDwQ49h 42Ovslwb5wNzGI1GuhwcLi12BCZt8azCIDax1KyotqenYns+lftu4B++063EFDyu+F usdigZWctboYA== Received: by mail-lj1-f199.google.com with SMTP id s11-20020a05651c048b00b0022d8722e7b5so3896143ljc.23 for ; Fri, 31 Dec 2021 08:20:22 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=TH0oF15Kc0CqVuAFXtLabbq4xKOXn0YXSWaECUHYifY=; b=rUyeFBp5z73St9PNecI8e0+y0UApSywE3U52NbtfzmyWryNwVDioKYIbZW+rFKhdaL Q5iMknoljJ3A6BET6It3bqTapCkDLgx61hX6r+O5zOSmSgQ3joXbJF9sNr5eYnh9Ng5S lknO03Tdd4kLntuQXTulgvhJlErjC1wk6Tksrwdxkq2/zRp0c+fN4zGkqP3Ec67zZ8+T PD9AuCh8zHaV8tj2myR57GxOCk2VcHF7m7kS5tR+NYaNMypGRv9FmsEzzmw6IavaI0rZ 6imnywa7xRi3RGcr950+VSln9OSSDhF0JBxNIt7UVgnDeN2T2Z5ynia9kesomF5u56Pk wpxA== X-Gm-Message-State: AOAM533UH1BGaFlg2x9vbNluy6pekZLKvnWgqXj82Cd13ckb2fA8NBWE nS3+14hQT/xVaXnahOZhyvQFGUWrlI3VgOZOR2O9z+oJ4QZPtX9JFUpCkKqUj9ZPcgYjtGfght9 rifv+4/JvgeSnGx+RdwRT+LlGjEM2HpgvvetJE4hHow== X-Received: by 2002:a05:6512:50c:: with SMTP id o12mr31325051lfb.41.1640967620200; Fri, 31 Dec 2021 08:20:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJxMqE/akwbQRGAl1EyK9nwLMn8n/FHmUvm7r3qWQZB4T8laq8h6qcWctul6RIR1PWEOXiId6w== X-Received: by 2002:a05:6512:50c:: with SMTP id o12mr31325047lfb.41.1640967620036; Fri, 31 Dec 2021 08:20:20 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id bx10sm2817607ljb.3.2021.12.31.08.20.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:20:19 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 05/24] ARM: dts: exynos: override pins by label in Peach Pit Date: Fri, 31 Dec 2021 17:19:11 +0100 Message-Id: <20211231161930.256733-6-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Using node paths to extend or override a device tree node is error prone. If there was a typo error, a new node will be created instead of extending the existing node. This will lead to run-time errors that could be hard to detect. A mistyped label on the other hand, will cause a dtc compile error (during build time). Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5420-peach-pit.dts | 44 +++++++++++----------- 1 file changed, 22 insertions(+), 22 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420-peach-pit.dts b/arch/arm/boot/dts= /exynos5420-peach-pit.dts index e76fb104db19..1ae5528e9ebf 100644 --- a/arch/arm/boot/dts/exynos5420-peach-pit.dts +++ b/arch/arm/boot/dts/exynos5420-peach-pit.dts @@ -868,27 +868,26 @@ pmic_dvs_1: pmic-dvs-1 { }; }; =20 -&pinctrl_1 { - /* Adjust WiFi drive strengths lower for EMI */ - sd1_clk: sd1-clk { - samsung,pin-drv =3D ; - }; +/* pinctrl_1 */ +/* Adjust WiFi drive strengths lower for EMI */ +&sd1_bus1 { + samsung,pin-drv =3D ; +}; =20 - sd1_cmd: sd1-cmd { - samsung,pin-drv =3D ; - }; +&sd1_bus4 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus1: sd1-bus-width1 { - samsung,pin-drv =3D ; - }; +&sd1_bus8 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus4: sd1-bus-width4 { - samsung,pin-drv =3D ; - }; +&sd1_clk { + samsung,pin-drv =3D ; +}; =20 - sd1_bus8: sd1-bus-width8 { - samsung,pin-drv =3D ; - }; +&sd1_cmd { + samsung,pin-drv =3D ; }; =20 &pinctrl_2 { @@ -907,12 +906,13 @@ pmic_dvs_3: pmic-dvs-3 { }; }; =20 -&pinctrl_3 { - /* Drive SPI lines at x2 for better integrity */ - spi2-bus { - samsung,pin-drv =3D ; - }; +/* pinctrl_3*/ +/* Drive SPI lines at x2 for better integrity */ +&spi2_bus { + samsung,pin-drv =3D ; +}; =20 +&pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ ec_spi_cs: ec-spi-cs { samsung,pins =3D "gpb1-2"; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3F470C433F5 for ; Fri, 31 Dec 2021 16:20:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231401AbhLaQUc (ORCPT ); Fri, 31 Dec 2021 11:20:32 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46674 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231326AbhLaQUZ (ORCPT ); Fri, 31 Dec 2021 11:20:25 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id CE82C3FFDA for ; Fri, 31 Dec 2021 16:20:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967623; bh=zzMyOeYd4lATlu6SXmtUhZks+PFFAFcrD95at+LMCx4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=GlWw43dul/H3vWXGcKWv90VNKi0pckISOPK4nVYpq3S9pl5nqHZaZ7DsBBMVS9Edw 34by2YUKa8RmlQJAGSc1L6I1XQEDDDkcwIm/boRV1uu/4qHpnDa0lH/0sUxizF1Kp0 MrlVtZP/e0RUe5wZLndrUZh2ilpmSOXrwe7nqfzwvmMxvn2NU5rMXAlooLjCoSR66f yQZQqCxXkfxRiAO8YcAlMd52PkXf6kl2HM1XHHfBFtxEZLoIY+GdAg9KoYAIRmfDKr VO0vK9D0Pma/bUlvb4WTu6ud4t6+PqEhq7UYeOpPwSWt9OtQGyTNZIwSFDoUK9stxe yMdo9mWZibjVA== Received: by mail-lj1-f199.google.com with SMTP id a13-20020a05651c210d00b0022e1dc44d53so1402667ljq.17 for ; Fri, 31 Dec 2021 08:20:23 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zzMyOeYd4lATlu6SXmtUhZks+PFFAFcrD95at+LMCx4=; b=yBjy6W+XBIq9J6CrftyL+8dQ3mefnu8g7ORRotxBlnddNVz6sBg9uViW44AB+FiL/q Mzr5zqO3VmAu6ig09K8SpomtK6511Zuy8vTq2+DqM7m/nC1I+CcPa0WIngAyibIAHOqZ lWyaFZdY62nG5bGcWJlEahOWtT/lTtaikwGzgUeWwXF/KW8tXukCCzDZ+VAH/gOlFfKr RXCOrN3/YVaAPhP1W51duEkVz7EmSaWfiBtAB7VFVRaz7D7q10lyX1Gj7Rhxp9/3Y653 UWyh0Ms1P9SL2j743LGi0Oz7yisZwfP4sZHNdjIqJL1yN7hVLlFgleS1xhhH4oKmLTZz kE5g== X-Gm-Message-State: AOAM530lYoqMmDq/U7tUNcV0YHF0iebXATvMLApTnJrtdxFKbhHyP4NI jTZfu5HJj40/f0ZCh2RKnDMs7AzSfxyejfLi/gVuZUcQU26rP9LT0XPYTwpeo/E/1eW5dR9FF8w Y1aeavRwkC5FSo8s2iOY+rQDBAxr+54O+nHY5L0nHMQ== X-Received: by 2002:a05:651c:160a:: with SMTP id f10mr7148773ljq.212.1640967621419; Fri, 31 Dec 2021 08:20:21 -0800 (PST) X-Google-Smtp-Source: ABdhPJyC2D5vkNTcMFTSCOPSDggWUC6MqsDk41XLjuzA/XDwAuE2biajEVb5529Uv3BnT9+pNaMXqw== X-Received: by 2002:a05:651c:160a:: with SMTP id f10mr7148760ljq.212.1640967621254; Fri, 31 Dec 2021 08:20:21 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id bx10sm2817607ljb.3.2021.12.31.08.20.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:20:20 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 06/24] ARM: dts: exynos: simplify PMIC DVS pin configuration in Peach Pit Date: Fri, 31 Dec 2021 17:19:12 +0100 Message-Id: <20211231161930.256733-7-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The pin configuration for PMIC DVS (pmic-dvs-2 and pmic-dvs-3) are exactly the same, so merge them. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5420-peach-pit.dts | 11 ++--------- 1 file changed, 2 insertions(+), 9 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420-peach-pit.dts b/arch/arm/boot/dts= /exynos5420-peach-pit.dts index 1ae5528e9ebf..e8819659081a 100644 --- a/arch/arm/boot/dts/exynos5420-peach-pit.dts +++ b/arch/arm/boot/dts/exynos5420-peach-pit.dts @@ -212,7 +212,7 @@ max77802: pmic@9 { interrupts =3D <1 IRQ_TYPE_NONE>; pinctrl-names =3D "default"; pinctrl-0 =3D <&max77802_irq>, <&pmic_selb>, - <&pmic_dvs_1>, <&pmic_dvs_2>, <&pmic_dvs_3>; + <&pmic_dvs_1>, <&pmic_dvs_2>; wakeup-source; reg =3D <0x9>; #clock-cells =3D <1>; @@ -892,14 +892,7 @@ &sd1_cmd { =20 &pinctrl_2 { pmic_dvs_2: pmic-dvs-2 { - samsung,pins =3D "gpj4-2"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - pmic_dvs_3: pmic-dvs-3 { - samsung,pins =3D "gpj4-3"; + samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 78353C4332F for ; Fri, 31 Dec 2021 16:22:14 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229753AbhLaQWN (ORCPT ); Fri, 31 Dec 2021 11:22:13 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46736 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229575AbhLaQWM (ORCPT ); Fri, 31 Dec 2021 11:22:12 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 441B63FFD0 for ; Fri, 31 Dec 2021 16:22:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967731; bh=vwFJRx2gAmVsM2SjiJl4digFkX/7ORkgzXaTv+w0Ivo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=hpxgekz8NkXlGlghY0JTiGLu63GmvGZBt+Uj01P0AuEcFDINVXN6ORuoNa/vCmX76 VdXEo9+Iu8jbLNHEyygRATY/KvBQWVCuImFb6nruQYoh9VXTh8JkJSELNOI5AIH8sX K3hc+DNbnm3W66MUMqQZdZhf0NjnySrjr1NZxtJq18erl7YV8PV4U0X4nQiNwhz+nG TEbmrXSXRRUl4k257jiDi2KzlYCa72u1kgk9mx86e64Gn4MrBCimZHmXjovIxw8Nqv 6/e1hwhlbhQ7XPuBb7Hchjq/Izc/hbL30AUnzYtIMhudMwdqg6AuFkcYG/PjeZDqkk YDMcHHPKNTEBg== Received: by mail-lj1-f200.google.com with SMTP id k11-20020a05651c0a0b00b0022dc4d55f14so6495792ljq.22 for ; Fri, 31 Dec 2021 08:22:11 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=vwFJRx2gAmVsM2SjiJl4digFkX/7ORkgzXaTv+w0Ivo=; b=aW6SLCV7/8/PkKWvP/JB/IDPOf5eAB1XBj7tDqftvjtEwmXjcZuWm9/Z3v4WLDPE52 dQbPjDfeGuMbVj+sNh6lzs5wq+l5H07kTcCI6P9Twwmq89ID0N9S+JtZQc1bOjPpR8wH tyFNFFCfgUYZ+jwwzB1kLSbOOK1+UUQC12f0dXhH0xoM73kkUQFbpn1nAM8Onf2ebY5d g2W79Vs+cFrEy0jo5GjRcMxRzh1dZchMNZWJebVMBzShbyE8v5N1JBzS8/r6eFjydMIV lpst9A4ix8X5WfMKQJiFxKi88frtkGxBaIydMnypZEW3IcPYhp8WT4XxO74bdmJVDwYA JwNQ== X-Gm-Message-State: AOAM531liL+2BjlclSMnMnmU9PPQnVOALahoGLKadBSLmIW6/pQJEJqJ 12wd4J0iV4Rqt2fej5g0JFgi+jZPTlRPJ0h9HoLaKoGMXt/DHTYLFObQe8X/KEyNNW9mrypuxFA itVw1eYRI9rhn+s3G3LvOBQje1zmKzLcxzqweKk+A4w== X-Received: by 2002:a2e:a406:: with SMTP id p6mr24918857ljn.13.1640967730327; Fri, 31 Dec 2021 08:22:10 -0800 (PST) X-Google-Smtp-Source: ABdhPJzRePFA1r4rMy5Stjb0m7lcPfHvozVux5rIote82Iw0v7IO7g4e2eHmUiX9FdO04m0djEyVQQ== X-Received: by 2002:a2e:a406:: with SMTP id p6mr24918843ljn.13.1640967730180; Fri, 31 Dec 2021 08:22:10 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:09 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 07/24] ARM: dts: exynos: override pins by label in Peach Pi Date: Fri, 31 Dec 2021 17:21:50 +0100 Message-Id: <20211231162207.257478-1-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Using node paths to extend or override a device tree node is error prone. If there was a typo error, a new node will be created instead of extending the existing node. This will lead to run-time errors that could be hard to detect. A mistyped label on the other hand, will cause a dtc compile error (during build time). Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5800-peach-pi.dts | 33 +++++++++++------------ 1 file changed, 16 insertions(+), 17 deletions(-) diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/= exynos5800-peach-pi.dts index 77013ee586f8..6bf3fd37fb2b 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -850,27 +850,26 @@ pmic_dvs_1: pmic-dvs-1 { }; }; =20 -&pinctrl_1 { - /* Adjust WiFi drive strengths lower for EMI */ - sd1_clk: sd1-clk { - samsung,pin-drv =3D ; - }; +/* pinctrl_1 */ +/* Adjust WiFi drive strengths lower for EMI */ +&sd1_bus1 { + samsung,pin-drv =3D ; +}; =20 - sd1_cmd: sd1-cmd { - samsung,pin-drv =3D ; - }; +&sd1_bus4 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus1: sd1-bus-width1 { - samsung,pin-drv =3D ; - }; +&sd1_bus8 { + samsung,pin-drv =3D ; +}; =20 - sd1_bus4: sd1-bus-width4 { - samsung,pin-drv =3D ; - }; +&sd1_clk { + samsung,pin-drv =3D ; +}; =20 - sd1_bus8: sd1-bus-width8 { - samsung,pin-drv =3D ; - }; +&sd1_cmd { + samsung,pin-drv =3D ; }; =20 &pinctrl_2 { --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C2DD6C4332F for ; Fri, 31 Dec 2021 16:22:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231294AbhLaQWP (ORCPT ); Fri, 31 Dec 2021 11:22:15 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55066 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229730AbhLaQWN (ORCPT ); Fri, 31 Dec 2021 11:22:13 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 33A69405F6 for ; Fri, 31 Dec 2021 16:22:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967732; bh=mL18Z39QPfc2IdUN6x6/1fiaINT8SrvvNdTfHBPZ9SY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=eEOXei/QJGf2tVKnMtCC3Q+qoiY20JIWY9fTyzXrfkjqYZATHL+lntqFYCTLZ85Hw v61eR3WIF++Wqr95NzxRVxcb/9h0LEXJU0zsfGuUrP5Mq/izma6GN6YjVA5343B+rn dNJ8QMLGvP4mSCQHoYCEcZZPIqR2oqRUdcK5ohPAw/uyVBRXCY1MPNmwGHjY33SNXl OeLSwEYep8Q7Yslril7fnkqo/ecyMD4w6CB6IuzkmI5XF4/MQ3Pl6SCqqmxKEf/vPc OD0IsX2CoRrZy0pwQe5Auti8Hwbvnjyn5yUsJFGO6gHPMzmqpYSLx3oxBLcrvk4oFC OsGZti3RblsWw== Received: by mail-lj1-f199.google.com with SMTP id y4-20020a2e95c4000000b0022dbab5f69eso6673039ljh.14 for ; Fri, 31 Dec 2021 08:22:12 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=mL18Z39QPfc2IdUN6x6/1fiaINT8SrvvNdTfHBPZ9SY=; b=BCSAhAi3oaQ6WOpKBGEMj7D+bZfisC9laZ38oN0gN6m7KYaGjcmqdBNGES47PDXC9k cxxEqXYKhZ6Nx2x+JB0HNIgEUJi84gp0aAw2yT6IfSOIp3IbD/pbidRHB4wrDU5B+/y8 DgCek2cnif2iivz6iMLRYbq0Bg2j+eOF2TToTGIrtnNPF9xPMUV915PqcxQSS0pCk7ZQ PBAaMSDRf8x6p9S0Ep1WK6fb+LNNhNMnDRR/xE+E80aDUaEGtv6RYRG4m06RqGUGks32 +6fbs2o/gRE1eRIQDuwIZLU6P3bwWWapTqLQOcmRrR41ZVvl1lpFXHQGgQKZPZoZUklT Q6xg== X-Gm-Message-State: AOAM532TWoV419GE+nydJ41BbHWBw5HlygybAia36hRnyab0ifPZPHQE rKE+NmHqrif5dqHPSz+2ST4yniGh7tUPQKR3bkWgxRQwDR+PtTYrxkCdS9i+HFl0n6jDyQB8kks EzY8wjbEfysc+Hdq7oNA4fwIy5wKflephMl8/eFNH/A== X-Received: by 2002:ac2:59c8:: with SMTP id x8mr31058733lfn.573.1640967731669; Fri, 31 Dec 2021 08:22:11 -0800 (PST) X-Google-Smtp-Source: ABdhPJz/FEr/wtUJWGC4oNBA2IyurE7WGnn0VSObMCIEkjcLZxN8PTJEPz+4mBcWEG+Cstck2ChusA== X-Received: by 2002:ac2:59c8:: with SMTP id x8mr31058720lfn.573.1640967731503; Fri, 31 Dec 2021 08:22:11 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:11 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 08/24] ARM: dts: exynos: simplify PMIC DVS pin configuration in Peach Pi Date: Fri, 31 Dec 2021 17:21:51 +0100 Message-Id: <20211231162207.257478-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" The pin configuration for PMIC DVS (pmic-dvs-2 and pmic-dvs-3) are exactly the same, so merge them. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5800-peach-pi.dts | 20 +++++++------------- 1 file changed, 7 insertions(+), 13 deletions(-) diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/= exynos5800-peach-pi.dts index 6bf3fd37fb2b..eca805b83816 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -221,7 +221,7 @@ max77802: pmic@9 { interrupts =3D <1 IRQ_TYPE_NONE>; pinctrl-names =3D "default"; pinctrl-0 =3D <&max77802_irq>, <&pmic_selb>, - <&pmic_dvs_1>, <&pmic_dvs_2>, <&pmic_dvs_3>; + <&pmic_dvs_1>, <&pmic_dvs_2>; wakeup-source; reg =3D <0x9>; #clock-cells =3D <1>; @@ -874,26 +874,20 @@ &sd1_cmd { =20 &pinctrl_2 { pmic_dvs_2: pmic-dvs-2 { - samsung,pins =3D "gpj4-2"; + samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; +}; =20 - pmic_dvs_3: pmic-dvs-3 { - samsung,pins =3D "gpj4-3"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; +/* pinctrl_3*/ +/* Drive SPI lines at x2 for better integrity */ +&spi2_bus { + samsung,pin-drv =3D ; }; =20 &pinctrl_3 { - /* Drive SPI lines at x2 for better integrity */ - spi2-bus { - samsung,pin-drv =3D ; - }; - /* Drive SPI chip select at x2 for better integrity */ ec_spi_cs: ec-spi-cs { samsung,pins =3D "gpb1-2"; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 14472C4332F for ; Fri, 31 Dec 2021 16:22:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231202AbhLaQWR (ORCPT ); Fri, 31 Dec 2021 11:22:17 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55086 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229787AbhLaQWO (ORCPT ); Fri, 31 Dec 2021 11:22:14 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id B42043F175 for ; Fri, 31 Dec 2021 16:22:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967733; bh=kDoTHutMEAOdfAvEQmMCvsGPLxW8/ktRUinuzsYc7Nc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=KJLJlHo0AJqCD4UZgLL97AyGGMSnzkFEI/XD88ePNQ1WVkWNzq1hsQo48yJbz+KHe ePI+Kg8SlfoRg9gaQArAPKUNWPX0VgoaUEAoI8VBd+Hjw3FXunCvIpgr6370dmSkBF vLldAezy7zBzzlgyHC7+0vqXO7kO4K4K3JNJ9JGeheCYC/DCTvwv1hTmvweKUuRooc kF7P7gl2/WP/4xRfaY2v8Ih/icF2CnjYFNICT7DZleeIO6/igCewQhFn6lk8Htu4O/ rVdNSJGD/2ouVdd+BVGwQAMItBeFgRekgSA+t8tl5c7PNPUTcvuF+Vyvbb0L+AjTdL JQTnSU4RYr/bw== Received: by mail-lj1-f200.google.com with SMTP id k20-20020a2e9214000000b0022d6b13bc8aso9440626ljg.13 for ; Fri, 31 Dec 2021 08:22:13 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=kDoTHutMEAOdfAvEQmMCvsGPLxW8/ktRUinuzsYc7Nc=; b=mWKFDdldbiFkEPnK+xWvacdcQn1SbglxJ8uJ49nzYNv/2fKFsvsO2+UQe5I0LywITp JxE6xp8ZEQSz+Fv91JgGdg218AbFave1+Q5cdV+sJhnlGA5Vn55x0i4wk3L3XDbEFUHg q73aXFpPJadCIWtJ35ytHNU3Eje+kmHV2xp1wAHgbSdqwR+KGOB0pBjh93+AkAU0Te6l MS6S4hbwzMGpfOQQ4ovemNPysBhmw++Nrz4PhprBxaScMeIqXFz6mnB7vWQ9nN6alAam 8w4Iq2j43rtwQEv1PAOtuvK8Z5O8ziTFHL/CIZssHTbmJQttWEJjAY+rajzlGj0/W0x5 FI6g== X-Gm-Message-State: AOAM5327yu5nSfw7QRlU/XmgUl2m0pbaPp7XcYszuAM04o94gvP8weA5 41tqYbkqs+ttouDhdokCvfPKntZ+6fa584rZScO2NvkuFSuYelBhoToFCVP3hTa+9Vb4PxVfVVm pXpEPsnFshCLarHcE1FVF+DFRNstGtq5bLCRtPsysCw== X-Received: by 2002:ac2:4189:: with SMTP id z9mr3080465lfh.639.1640967733214; Fri, 31 Dec 2021 08:22:13 -0800 (PST) X-Google-Smtp-Source: ABdhPJzj2gThzWoyI9QubMge0h0BQecBvCdmbDjWIZBlaRnaejJXNiEiNSgi9MQggMIsd1wLrH6Now== X-Received: by 2002:ac2:4189:: with SMTP id z9mr3080444lfh.639.1640967733004; Fri, 31 Dec 2021 08:22:13 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:12 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 09/24] ARM: dts: s3c64xx: drop unneeded pinctrl wake-up interrupt mapping Date: Fri, 31 Dec 2021 17:21:52 +0100 Message-Id: <20211231162207.257478-3-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Simplify the nodes of S3C64xx pin controller with wake-up interrupts by removing the artificial pinctrl-interrupt-map mapping node and use interrupts-extended. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s3c64xx.dtsi | 16 ++++------------ 1 file changed, 4 insertions(+), 12 deletions(-) diff --git a/arch/arm/boot/dts/s3c64xx.dtsi b/arch/arm/boot/dts/s3c64xx.dtsi index cb11a87dbc42..67a7a66e11d5 100644 --- a/arch/arm/boot/dts/s3c64xx.dtsi +++ b/arch/arm/boot/dts/s3c64xx.dtsi @@ -178,20 +178,12 @@ pinctrl0: pinctrl@7f008000 { interrupt-parent =3D <&vic1>; interrupts =3D <21>; =20 - pctrl_int_map: pinctrl-interrupt-map { - interrupt-map =3D <0 &vic0 0>, - <1 &vic0 1>, - <2 &vic1 0>, - <3 &vic1 1>; - #address-cells =3D <0>; - #size-cells =3D <0>; - #interrupt-cells =3D <1>; - }; - wakeup-interrupt-controller { compatible =3D "samsung,s3c64xx-wakeup-eint"; - interrupts =3D <0>, <1>, <2>, <3>; - interrupt-parent =3D <&pctrl_int_map>; + interrupts-extended =3D <&vic0 0>, + <&vic0 1>, + <&vic1 0>, + <&vic1 1>; }; }; }; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DD015C4332F for ; Fri, 31 Dec 2021 16:22:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231433AbhLaQWZ (ORCPT ); Fri, 31 Dec 2021 11:22:25 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46824 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231312AbhLaQWQ (ORCPT ); Fri, 31 Dec 2021 11:22:16 -0500 Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 7D4783FFDB for ; Fri, 31 Dec 2021 16:22:15 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967735; bh=IBwCliN08elg6JKl6akAuq3F+Vje5x6dFIvtyINLuLg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=M4j/6i1LiN+wdFI4xpZxYXmcApnjm8IFjHpXjGhbDRuKm/gH96WrONeq6ghjSqD+J 6oMxbyiLheTLMYwygsR8vt+Blne9TRABoSHFy2zMFlVxhPSzgoRzNHKY6hAufkjxeR 0/LKkiMcQd/PQ1x+ZH8oOdYgFKi4Rilx+E0oJA6GRC3c3t7+qp+s2/hoZYSQNjclTb jrCCNz/bV44HNfPQatY0liROULPj+Rn5DrMYv9IVeZDgaRF2P7FYyrtpB/gCoV9e/r 75ipRdBNn1Z7GnlhPOgsGmQItvCtaZV2tZH34EoZCiADMD4aP1TGBThDvomCgUpYUc Pw7CyFiKnXrCQ== Received: by mail-lj1-f197.google.com with SMTP id e7-20020a05651c090700b0022d70efe931so9488091ljq.10 for ; Fri, 31 Dec 2021 08:22:15 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=IBwCliN08elg6JKl6akAuq3F+Vje5x6dFIvtyINLuLg=; b=3Bu3VhZTelQs6Xxuthyz+uaBQO1w3Cb9OfZBfj/UmFI83La1RkDlYS6If++rC3ookj qBqh6mLGfAf+fsVBq7BFYB7ckbj9E78N5YULrIJMEbwMnUiKWNCJK/Q/halg0qwaP5sm MbiMZeFemdOT8JXioo4YtLZYQ+QcZPeQkXwPTOCY3EXJjPqeebF4k1sTEJNbkgA0Wa9a WM/qo5G3t8mUrDOJGQxw6mNZz9gMTeKXplCBjv1Wf6U6diY5RhmWbPk1AfM9qSHPD6w4 wSeLnZoHa+swBwRVrSGkwCLd6eWhYEkJ2RiUXp+pMe+B1rdcKhAoCt/IWQEH0iihqMxv H5kw== X-Gm-Message-State: AOAM530ty+mFeOtTG+kL2y1O9jOnVLgZo5guUjyBFmdXsDE3vYWoEZpu oh5qWT7urDrJpqhR15GwpLAZjg1SdedCIN9raeecQ4GFNc7sLAXdj6Kcqlxf7kzLOyu6HqZsml/ eKZ/MGkQwQty8OfoZTq+ZZwYScE8VoNCzD4LBLyfbaw== X-Received: by 2002:a05:6512:12c6:: with SMTP id p6mr32707782lfg.221.1640967734731; Fri, 31 Dec 2021 08:22:14 -0800 (PST) X-Google-Smtp-Source: ABdhPJztJQjPe+a4AXzsabLL4pRqlpw6S2ji7vpTT/q+j4PV9vZ14kDCJ4dRTq3fBj4GO1mMb6C2Eg== X-Received: by 2002:a05:6512:12c6:: with SMTP id p6mr32707764lfg.221.1640967734472; Fri, 31 Dec 2021 08:22:14 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:13 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 10/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos3250 Date: Fri, 31 Dec 2021 17:21:53 +0100 Message-Id: <20211231162207.257478-4-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos3250-artik5.dtsi | 10 +- arch/arm/boot/dts/exynos3250-pinctrl.dtsi | 140 +++++++++++----------- 2 files changed, 75 insertions(+), 75 deletions(-) diff --git a/arch/arm/boot/dts/exynos3250-artik5.dtsi b/arch/arm/boot/dts/e= xynos3250-artik5.dtsi index 829c05b2c405..7b429622a288 100644 --- a/arch/arm/boot/dts/exynos3250-artik5.dtsi +++ b/arch/arm/boot/dts/exynos3250-artik5.dtsi @@ -356,7 +356,7 @@ &mshc_1 { }; =20 &pinctrl_1 { - bten: bten { + bten: bten-pins { samsung,pins =3D"gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -364,7 +364,7 @@ bten: bten { samsung,pin-pud-pdn =3D ; }; =20 - wlanen: wlanen { + wlanen: wlanen-pins { samsung,pins =3D "gpx2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -372,12 +372,12 @@ wlanen: wlanen { samsung,pin-val =3D <1>; }; =20 - s2mps14_irq: s2mps14-irq { + s2mps14_irq: s2mps14-irq-pins { samsung,pins =3D "gpx3-5"; samsung,pin-pud =3D ; }; =20 - bthostwake: bthostwake { + bthostwake: bthostwake-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -385,7 +385,7 @@ bthostwake: bthostwake { samsung,pin-pud-pdn =3D ; }; =20 - btwake: btwake { + btwake: btwake-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi b/arch/arm/boot/dts/= exynos3250-pinctrl.dtsi index a616cb1aca29..cc30d154ec94 100644 --- a/arch/arm/boot/dts/exynos3250-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos3250-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 #define PIN_IN(_pin, _pull, _drv) \ - _pin { \ + pin- ## _pin { \ samsung,pins =3D #_pin; \ samsung,pin-function =3D ; \ samsung,pin-pud =3D ; \ @@ -20,14 +20,14 @@ _pin { \ } =20 #define PIN_SLP(_pin, _mode, _pull) \ - _pin { \ + pin- ## _pin { \ samsung,pins =3D #_pin; \ samsung,pin-con-pdn =3D ; \ samsung,pin-pud-pdn =3D ; \ } =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -35,7 +35,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -43,7 +43,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -51,7 +51,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -59,7 +59,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -67,7 +67,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -75,7 +75,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -83,84 +83,84 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -168,7 +168,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -176,63 +176,63 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - mipi0_clk: mipi0-clk { + mipi0_clk: mipi0-clk-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -241,22 +241,22 @@ i2c1_bus: i2c1-bus { }; =20 &pinctrl_1 { - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpe2: gpe2 { + gpe2: gpe2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -264,7 +264,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -272,7 +272,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -280,7 +280,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpl0: gpl0 { + gpl0: gpl0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -288,7 +288,7 @@ gpl0: gpl0 { #interrupt-cells =3D <2>; }; =20 - gpm0: gpm0 { + gpm0: gpm0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -296,7 +296,7 @@ gpm0: gpm0 { #interrupt-cells =3D <2>; }; =20 - gpm1: gpm1 { + gpm1: gpm1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -304,7 +304,7 @@ gpm1: gpm1 { #interrupt-cells =3D <2>; }; =20 - gpm2: gpm2 { + gpm2: gpm2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -312,7 +312,7 @@ gpm2: gpm2 { #interrupt-cells =3D <2>; }; =20 - gpm3: gpm3 { + gpm3: gpm3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -320,7 +320,7 @@ gpm3: gpm3 { #interrupt-cells =3D <2>; }; =20 - gpm4: gpm4 { + gpm4: gpm4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -328,7 +328,7 @@ gpm4: gpm4 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -345,7 +345,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -362,7 +362,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -370,7 +370,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -378,126 +378,126 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rdqs: sd0-rdqs { + sd0_rdqs: sd0-rdqs-pins { samsung,pins =3D "gpk0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpl0-0", "gpl0-1", "gpl0-2", "gpl0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpk1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpk1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpk1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpk1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpk2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpk2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpk2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpk2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpk2-4", "gpk2-5", "gpk2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_io: cam-port-b-io { + cam_port_b_io: cam-port-b-io-pins { samsung,pins =3D "gpm0-0", "gpm0-1", "gpm0-2", "gpm0-3", "gpm0-4", "gpm0-5", "gpm0-6", "gpm0-7", "gpm1-0", "gpm1-1", "gpm2-0", "gpm2-1"; @@ -506,35 +506,35 @@ cam_port_b_io: cam-port-b-io { samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_active: cam-port-b-clk-active { + cam_port_b_clk_active: cam-port-b-clk-active-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_idle: cam-port-b-clk-idle { + cam_port_b_clk_idle: cam-port-b-clk-idle-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c0: fimc-is-i2c0 { + fimc_is_i2c0: fimc-is-i2c0-pins { samsung,pins =3D "gpm4-0", "gpm4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c1: fimc-is-i2c1 { + fimc_is_i2c1: fimc-is-i2c1-pins { samsung,pins =3D "gpm4-2", "gpm4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_uart: fimc-is-uart { + fimc_is_uart: fimc-is-uart-pins { samsung,pins =3D "gpm3-5", "gpm3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 91A0AC43217 for ; Fri, 31 Dec 2021 16:22:23 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231367AbhLaQWV (ORCPT ); Fri, 31 Dec 2021 11:22:21 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46866 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231350AbhLaQWT (ORCPT ); Fri, 31 Dec 2021 11:22:19 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id C68D03FFD0 for ; Fri, 31 Dec 2021 16:22:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967737; bh=/Ujmj0PRtuAwG4CNFdOUI83O5VMt+iFsu1RsL03powU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=p8XdFvg/wT8tEWQy1pC35xGa3g9cSSFDQwHyMbcOn0Ttq8EBcDXWzYpixi1OR6Q2G 20yUPQOqvgGswy3d9NEwtGSE7fhx8ivVTDjNvzd6xA+4WsoEvZzfG3ypCa1ga2YOws 0Av9v3+dayvtNM1bGGpXOEu+jBH/y4x9UAQHMwqsvWSi2o3Wcqycf7n2RIvHyUBoIF l5ujhfmkOew9qmFlyCjJBnkEjTF3vYOzsnPcV6f+TlyhappVhSl2dwo0PZAEo1cHyi uzOMKWdTRhNWa7WV6oFbFsyi5Y13TftqHMV+G3HnbEKAtkN9dHvAUpHN6JrvevZxp6 nOcgxXtBf4oMw== Received: by mail-lj1-f199.google.com with SMTP id y8-20020a2e9788000000b0022df5cf52d1so3796102lji.18 for ; Fri, 31 Dec 2021 08:22:17 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=/Ujmj0PRtuAwG4CNFdOUI83O5VMt+iFsu1RsL03powU=; b=nJcUDUGtoXQkjAjtK7BUkJAj8shM/I0AUNOJQQTRHIoYPDzWYniI8RwxgVXVGaFGOo R2zm48Tj8M/vqpe65WNnJz56QeUv9OpDAEEcBpj7zHAbs92q3F7qrJlhdmr2TSy8wucQ d9Y1yFu1nUcLhPX0A36I/T6TJJXbwOy+YME/FmIi8noGxsEBO6XunrAccUN+3R3QJ0Dn vIo0anQJA9hQKptES+P+Nm6RjazZ/2+vj4QQIvlGVTQs4ztTfA7ms0ZMNYPumvmqdrDl dzuZ7Tw4d+8PmbGgYiOj0UjjuXLy52i8kq6fRmVDCiOaPByuD23GbDAD1SQuRLzdB1yP 3sYQ== X-Gm-Message-State: AOAM5323AqTMYf8UB6kaJ2dSMz4LThhao7RlOpckuYzlkzoXcOheKqD5 ydZQzYT/6nJ8TbdaDcKA/LOYCEroc2dhv2kLMUoVibrcNp5QzPxLbCcfQbl6bDKaLSYPX/73lCr McLWh2ETNZhUpk5J9BajtHHEzEidyIJ5IU73yP7gMdw== X-Received: by 2002:a05:6512:3485:: with SMTP id v5mr15480998lfr.495.1640967736690; Fri, 31 Dec 2021 08:22:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJxDgfwFuBPFUyCdGa0w6o979Ua6Joufem+3/kUS7x8nc3hDG330S+EXm+MeZsszxwtybHpDeA== X-Received: by 2002:a05:6512:3485:: with SMTP id v5mr15480982lfr.495.1640967736380; Fri, 31 Dec 2021 08:22:16 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:15 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 11/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos4210 Date: Fri, 31 Dec 2021 17:21:54 +0100 Message-Id: <20211231162207.257478-5-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos4210-i9100.dts | 30 +-- arch/arm/boot/dts/exynos4210-origen.dts | 2 +- arch/arm/boot/dts/exynos4210-pinctrl.dtsi | 226 +++++++++--------- arch/arm/boot/dts/exynos4210-smdkv310.dts | 4 +- arch/arm/boot/dts/exynos4210-trats.dts | 6 +- .../boot/dts/exynos4210-universal_c210.dts | 12 +- 6 files changed, 140 insertions(+), 140 deletions(-) diff --git a/arch/arm/boot/dts/exynos4210-i9100.dts b/arch/arm/boot/dts/exy= nos4210-i9100.dts index 33894054b8b0..3c0a18b30837 100644 --- a/arch/arm/boot/dts/exynos4210-i9100.dts +++ b/arch/arm/boot/dts/exynos4210-i9100.dts @@ -672,26 +672,26 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep0>; =20 - sleep0: sleep-states { - gpa0-0 { + sleep0: sleep-state { + gpa0-0-pin { samsung,pins =3D "gpa0-0"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; }; =20 - gpa0-1 { + gpa0-1-pin { samsung,pins =3D "gpa0-1"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; }; =20 - gpa0-2 { + gpa0-2-pin { samsung,pins =3D "gpa0-2"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; }; =20 - gpa0-3 { + gpa0-3-pin { samsung,pins =3D "gpa0-3"; samsung,pin-con-pdn =3D ; samsung,pin-pud-pdn =3D ; @@ -700,19 +700,19 @@ gpa0-3 { }; =20 &pinctrl_1 { - mhl_int: mhl-int { + mhl_int: mhl-int-pins { samsung,pins =3D "gpf3-5"; samsung,pin-pud =3D ; }; =20 - i2c_mhl_bus: i2c-mhl-bus { + i2c_mhl_bus: i2c-mhl-bus-pins { samsung,pins =3D "gpf0-4", "gpf0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb_sel: usb-sel { + usb_sel: usb-sel-pins { samsung,pins =3D "gpl0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -720,7 +720,7 @@ usb_sel: usb-sel { samsung,pin-val =3D <0>; }; =20 - bt_en: bt-en { + bt_en: bt-en-pins { samsung,pins =3D "gpl0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -728,7 +728,7 @@ bt_en: bt-en { samsung,pin-val =3D <0>; }; =20 - bt_res: bt-res { + bt_res: bt-res-pins { samsung,pins =3D "gpl1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -736,7 +736,7 @@ bt_res: bt-res { samsung,pin-val =3D <0>; }; =20 - otg_gp: otg-gp { + otg_gp: otg-gp-pins { samsung,pins =3D "gpx3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -744,23 +744,23 @@ otg_gp: otg-gp { samsung,pin-val =3D <0>; }; =20 - mag_mhl_gpio: mag-mhl { + mag_mhl_gpio: mag-mhl-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - max8997_irq: max8997-irq { + max8997_irq: max8997-irq-pins { samsung,pins =3D "gpx0-7"; samsung,pin-pud =3D ; }; =20 - max17042_fuel_irq: max17042-fuel-irq { + max17042_fuel_irq: max17042-fuel-irq-pins { samsung,pins =3D "gpx2-3"; samsung,pin-pud =3D ; }; =20 - tsp224_irq: tsp224-irq { + tsp224_irq: tsp224-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4210-origen.dts b/arch/arm/boot/dts/ex= ynos4210-origen.dts index 435fda60e86d..a08ce2f37ea2 100644 --- a/arch/arm/boot/dts/exynos4210-origen.dts +++ b/arch/arm/boot/dts/exynos4210-origen.dts @@ -316,7 +316,7 @@ EN32KHZ_AP { }; =20 &pinctrl_1 { - max8997_irq: max8997-irq { + max8997_irq: max8997-irq-pins { samsung,pins =3D "gpx0-3", "gpx0-4"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4210-pinctrl.dtsi b/arch/arm/boot/dts/= exynos4210-pinctrl.dtsi index 520c5934a8d4..6373009bb727 100644 --- a/arch/arm/boot/dts/exynos4210-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos4210-pinctrl.dtsi @@ -14,7 +14,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -22,7 +22,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -30,7 +30,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -38,7 +38,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -46,7 +46,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -54,7 +54,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -62,7 +62,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -70,7 +70,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -78,7 +78,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -86,7 +86,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpe2: gpe2 { + gpe2: gpe2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -94,7 +94,7 @@ gpe2: gpe2 { #interrupt-cells =3D <2>; }; =20 - gpe3: gpe3 { + gpe3: gpe3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -102,7 +102,7 @@ gpe3: gpe3 { #interrupt-cells =3D <2>; }; =20 - gpe4: gpe4 { + gpe4: gpe4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -110,7 +110,7 @@ gpe4: gpe4 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -118,7 +118,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -126,7 +126,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -134,7 +134,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -142,112 +142,112 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_a: uart-audio-a { + uart_audio_a: uart-audio-a-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_b: uart-audio-b { + uart_audio_b: uart-audio-b-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -255,7 +255,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -263,7 +263,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -271,7 +271,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -279,7 +279,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -287,105 +287,105 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_sync: lcd-sync { + lcd_sync: lcd-sync-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_en: lcd-en { + lcd_en: lcd-en-pins { samsung,pins =3D "gpe3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_clk: lcd-clk { + lcd_clk: lcd-clk-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_data16: lcd-data-width16 { + lcd_data16: lcd-data-width16-pins { samsung,pins =3D "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", "gpf2-7", @@ -395,7 +395,7 @@ lcd_data16: lcd-data-width16 { samsung,pin-drv =3D ; }; =20 - lcd_data18: lcd-data-width18 { + lcd_data18: lcd-data-width18-pins { samsung,pins =3D "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", @@ -406,7 +406,7 @@ lcd_data18: lcd-data-width18 { samsung,pin-drv =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpf0-4", "gpf0-5", "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7", @@ -420,7 +420,7 @@ lcd_data24: lcd-data-width24 { }; =20 &pinctrl_1 { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -428,7 +428,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -436,7 +436,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -444,7 +444,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -452,7 +452,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -460,7 +460,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpk3: gpk3 { + gpk3: gpk3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +468,7 @@ gpk3: gpk3 { #interrupt-cells =3D <2>; }; =20 - gpl0: gpl0 { + gpl0: gpl0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +476,7 @@ gpl0: gpl0 { #interrupt-cells =3D <2>; }; =20 - gpl1: gpl1 { + gpl1: gpl1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +484,7 @@ gpl1: gpl1 { #interrupt-cells =3D <2>; }; =20 - gpl2: gpl2 { + gpl2: gpl2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,42 +492,42 @@ gpl2: gpl2 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -544,7 +544,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -561,7 +561,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -569,7 +569,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -577,238 +577,238 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_clk: sd4-clk { + sd4_clk: sd4-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cmd: sd4-cmd { + sd4_cmd: sd4-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cd: sd4-cd { + sd4_cd: sd4-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus1: sd4-bus-width1 { + sd4_bus1: sd4-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus4: sd4-bus-width4 { + sd4_bus4: sd4-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus8: sd4-bus-width8 { + sd4_bus8: sd4-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpk1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpk1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpk1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpk1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpk2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpk2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpk2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpk2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpk2-3", "gpk2-4", "gpk2-5", "gpk2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpk3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpk3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpk3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpk3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint0: ext-int0 { + eint0: ext-int0-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint8: ext-int8 { + eint8: ext-int8-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint15: ext-int15 { + eint15: ext-int15-pins { samsung,pins =3D "gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint16: ext-int16 { + eint16: ext-int16-pins { samsung,pins =3D "gpx2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint31: ext-int31 { + eint31: ext-int31-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_io: cam-port-a-io { + cam_port_a_io: cam-port-a-io-pins { samsung,pins =3D "gpj0-0", "gpj0-1", "gpj0-2", "gpj0-3", "gpj0-4", "gpj0-5", "gpj0-6", "gpj0-7", "gpj1-0", "gpj1-1", "gpj1-2", "gpj1-4"; @@ -817,21 +817,21 @@ cam_port_a_io: cam-port-a-io { samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_active: cam-port-a-clk-active { + cam_port_a_clk_active: cam-port-a-clk-active-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_idle: cam-port-a-clk-idle { + cam_port_a_clk_idle: cam-port-a-clk-idle-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -840,12 +840,12 @@ hdmi_cec: hdmi-cec { }; =20 &pinctrl_2 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; @@ -853,7 +853,7 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos4210-smdkv310.dts b/arch/arm/boot/dts/= exynos4210-smdkv310.dts index d5797a67bf48..a5dfd7fd49b3 100644 --- a/arch/arm/boot/dts/exynos4210-smdkv310.dts +++ b/arch/arm/boot/dts/exynos4210-smdkv310.dts @@ -152,14 +152,14 @@ key-e { }; =20 &pinctrl_1 { - keypad_rows: keypad-rows { + keypad_rows: keypad-rows-pins { samsung,pins =3D "gpx2-0", "gpx2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_cols: keypad-cols { + keypad_cols: keypad-cols-pins { samsung,pins =3D "gpx1-0", "gpx1-1", "gpx1-2", "gpx1-3", "gpx1-4", "gpx1-5", "gpx1-6", "gpx1-7"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos4210-trats.dts b/arch/arm/boot/dts/exy= nos4210-trats.dts index 9c4ff7521348..01f44d95f671 100644 --- a/arch/arm/boot/dts/exynos4210-trats.dts +++ b/arch/arm/boot/dts/exynos4210-trats.dts @@ -464,19 +464,19 @@ EN32KHZ_CP { }; =20 &pinctrl_1 { - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpl1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4210-universal_c210.dts b/arch/arm/boo= t/dts/exynos4210-universal_c210.dts index 9f93e7464aed..170d54a0bb5c 100644 --- a/arch/arm/boot/dts/exynos4210-universal_c210.dts +++ b/arch/arm/boot/dts/exynos4210-universal_c210.dts @@ -533,37 +533,37 @@ &ohci { }; =20 &pinctrl_1 { - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpe1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - lp3974_irq: lp3974-irq { + lp3974_irq: lp3974-irq-pins { samsung,pins =3D "gpx0-7", "gpx2-7"; samsung,pin-pud =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; }; =20 &pinctrl_0 { - i2c_ddc_bus: i2c-ddc-bus { + i2c_ddc_bus: i2c-ddc-bus-pins { samsung,pins =3D "gpe4-2", "gpe4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 97672C433EF for ; Fri, 31 Dec 2021 16:22:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231404AbhLaQWc (ORCPT ); Fri, 31 Dec 2021 11:22:32 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55160 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229775AbhLaQWV (ORCPT ); Fri, 31 Dec 2021 11:22:21 -0500 Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 5EBBD40710 for ; Fri, 31 Dec 2021 16:22:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967740; bh=+G0od4GU2dk1nsbNVodGYJ7SfD0F6EZnVB5ah+E/Oxg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ZV7UvD6KeHq/8YFkdOuEGLoE0haI/Bd5JPZwO1SdKcJjZ4rClYapid1ypbmaRs+BY 75VHd7I6nWp9CX4jVY6GUDx85jekzGWEaaqNjw71y7OarCaKcPFkG3HcCXBe01eXfk 4BKlLC/iupgd0lU9hFmpk5qI6xVZS/RikBV3RbyvaIz+MqlJOwAxzSjHENSHWyEyvb 270E8bnmhsIMPh1sF878eYFL8+5wBHaX86JBSJOnCECuLdNLB2D4S9SyhNgxIQwXnT qlfuLstjMmlO5N0LbcWb3Doxy21gNmr7aSl1E0xrqIiTY3HYizXqnaVHPbmtpMIjtT 1A/Jnq9zn4X+g== Received: by mail-lj1-f198.google.com with SMTP id r20-20020a2eb894000000b0021a4e932846so9495626ljp.6 for ; Fri, 31 Dec 2021 08:22:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+G0od4GU2dk1nsbNVodGYJ7SfD0F6EZnVB5ah+E/Oxg=; b=tRBFpCWmqfuhsus9mmBJyQcsB5jkeloZe5OGIhWJ6vQbmiJevZGIUWbOY/B6wOIYUS iBFLguRYkcv8D4RBgiWljpJvRegm7YHkyL3gB4l63qk1Kx0YGiyo8B2bjCZ1Fmn0CjFK T6A9ujm9vvXbS1SL3uZRQaxmWthoscQy7eMFrs+5BvgRx4XM5ole+6Qme3OwTzAdY0XV hlVWwK8mOlvUJA6CWuaIeiGL/dt8emZRQ2cyxr5Oi8L34BR/g6SR6Jk1+BeQ6KygYLDT r0drkoZrfAZpRnYQpss9X3F2MUtwH/xJVBY4kozgrjnJWCO/ywsWd298uqh+gtHZWVTn tfOg== X-Gm-Message-State: AOAM531AbbMVQiuvGooKA78ZhqrnI+8PE2pEE01YY1o9zwQC2UErWE/z MHZyLPC62E1RXUJbT/zTP9Wrki626n3CPhljHvfrVcS3DEcwBp2z5wc9AfDjuqvi38JVKkvlWs0 PZlUXC+fR5RC8CNAfDgbq6e1J6xtAg08VY+MdoNAiuA== X-Received: by 2002:a05:6512:3f0c:: with SMTP id y12mr16073188lfa.227.1640967738864; Fri, 31 Dec 2021 08:22:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJxUsmAGq0bVwg9YLNkx//g04hOPkhCZKZOeaUh4IeyeEpkr1GLwCs+GhLkdt4SF/z5DN4MrYw== X-Received: by 2002:a05:6512:3f0c:: with SMTP id y12mr16073169lfa.227.1640967738463; Fri, 31 Dec 2021 08:22:18 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:17 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 12/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos4412 Date: Fri, 31 Dec 2021 17:21:55 +0100 Message-Id: <20211231162207.257478-6-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi | 4 +- arch/arm/boot/dts/exynos4412-itop-elite.dts | 2 +- .../boot/dts/exynos4412-itop-scp-core.dtsi | 2 +- arch/arm/boot/dts/exynos4412-midas.dtsi | 30 +-- .../boot/dts/exynos4412-odroid-common.dtsi | 8 +- arch/arm/boot/dts/exynos4412-odroidx.dts | 2 +- arch/arm/boot/dts/exynos4412-origen.dts | 4 +- arch/arm/boot/dts/exynos4412-p4note.dtsi | 44 +-- arch/arm/boot/dts/exynos4412-pinctrl.dtsi | 252 +++++++++--------- arch/arm/boot/dts/exynos4412-smdk4412.dts | 4 +- 10 files changed, 176 insertions(+), 176 deletions(-) diff --git a/arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi b/arch/arm/boot/dt= s/exynos4412-galaxy-s3.dtsi index c14e37dc3a9b..03dffc690b79 100644 --- a/arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi +++ b/arch/arm/boot/dts/exynos4412-galaxy-s3.dtsi @@ -151,13 +151,13 @@ &ldo25_reg { }; =20 &pinctrl_0 { - camera_flash_host: camera-flash-host { + camera_flash_host: camera-flash-host-pins { samsung,pins =3D "gpj1-0"; samsung,pin-function =3D ; samsung,pin-val =3D <0>; }; =20 - camera_flash_isp: camera-flash-isp { + camera_flash_isp: camera-flash-isp-pins { samsung,pins =3D "gpj1-0"; samsung,pin-function =3D ; samsung,pin-val =3D <1>; diff --git a/arch/arm/boot/dts/exynos4412-itop-elite.dts b/arch/arm/boot/dt= s/exynos4412-itop-elite.dts index 47431307cb3c..a9406280b979 100644 --- a/arch/arm/boot/dts/exynos4412-itop-elite.dts +++ b/arch/arm/boot/dts/exynos4412-itop-elite.dts @@ -192,7 +192,7 @@ &i2s0 { }; =20 &pinctrl_1 { - ether-reset { + ether-reset-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4412-itop-scp-core.dtsi b/arch/arm/boo= t/dts/exynos4412-itop-scp-core.dtsi index b3726d4d7d93..a67cb61e3cbb 100644 --- a/arch/arm/boot/dts/exynos4412-itop-scp-core.dtsi +++ b/arch/arm/boot/dts/exynos4412-itop-scp-core.dtsi @@ -484,7 +484,7 @@ &mshc_0 { }; =20 &pinctrl_1 { - hsic_reset: hsic-reset { + hsic_reset: hsic-reset-pins { samsung,pins =3D "gpm2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4412-midas.dtsi b/arch/arm/boot/dts/ex= ynos4412-midas.dtsi index 968c7943653e..23f50c9be527 100644 --- a/arch/arm/boot/dts/exynos4412-midas.dtsi +++ b/arch/arm/boot/dts/exynos4412-midas.dtsi @@ -987,19 +987,19 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep0>; =20 - mhl_int: mhl-int { + mhl_int: mhl-int-pins { samsung,pins =3D "gpf3-5"; samsung,pin-pud =3D ; }; =20 - i2c_mhl_bus: i2c-mhl-bus { + i2c_mhl_bus: i2c-mhl-bus-pins { samsung,pins =3D "gpf0-4", "gpf0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sleep0: sleep-states { + sleep0: sleep-state { PIN_SLP(gpa0-0, INPUT, NONE); PIN_SLP(gpa0-1, OUT0, NONE); PIN_SLP(gpa0-2, INPUT, NONE); @@ -1102,52 +1102,52 @@ &pinctrl_1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep1>; =20 - gpio_keys: gpio-keys { + gpio_keys: gpio-keys-pins { samsung,pins =3D "gpx0-1", "gpx2-2", "gpx2-7", "gpx3-3"; samsung,pin-pud =3D ; }; =20 - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpl0-6"; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-pud =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx0-7"; samsung,pin-pud =3D ; }; =20 - max77693_irq: max77693-irq { + max77693_irq: max77693-irq-pins { samsung,pins =3D "gpx1-5"; samsung,pin-pud =3D ; }; =20 - max77693_fuel_irq: max77693-fuel-irq { + max77693_fuel_irq: max77693-fuel-irq-pins { samsung,pins =3D "gpx2-3"; samsung,pin-pud =3D ; }; =20 - sdhci2_cd: sdhci2-cd-irq { + sdhci2_cd: sdhci2-cd-irq-pins { samsung,pins =3D "gpx3-4"; samsung,pin-pud =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; =20 - sleep1: sleep-states { + sleep1: sleep-state { PIN_SLP(gpk0-0, PREV, NONE); PIN_SLP(gpk0-1, PREV, NONE); PIN_SLP(gpk0-2, OUT0, NONE); @@ -1300,7 +1300,7 @@ &pinctrl_2 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep2>; =20 - sleep2: sleep-states { + sleep2: sleep-state { PIN_SLP(gpz-0, INPUT, DOWN); PIN_SLP(gpz-1, INPUT, DOWN); PIN_SLP(gpz-2, INPUT, DOWN); @@ -1315,7 +1315,7 @@ &pinctrl_3 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep3>; =20 - sleep3: sleep-states { + sleep3: sleep-state { PIN_SLP(gpv0-0, INPUT, DOWN); PIN_SLP(gpv0-1, INPUT, DOWN); PIN_SLP(gpv0-2, INPUT, DOWN); diff --git a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi b/arch/arm/boo= t/dts/exynos4412-odroid-common.dtsi index 5b1d4591b35c..e7669b9e9edb 100644 --- a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi +++ b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi @@ -172,24 +172,24 @@ cooling_map1: map1 { }; =20 &pinctrl_1 { - gpio_power_key: power-key { + gpio_power_key: power-key-pins { samsung,pins =3D "gpx1-3"; samsung,pin-pud =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; =20 - emmc_rstn: emmc-rstn { + emmc_rstn: emmc-rstn-pins { samsung,pins =3D "gpk1-2"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4412-odroidx.dts b/arch/arm/boot/dts/e= xynos4412-odroidx.dts index 440135d0ff2a..a9fada51eb50 100644 --- a/arch/arm/boot/dts/exynos4412-odroidx.dts +++ b/arch/arm/boot/dts/exynos4412-odroidx.dts @@ -112,7 +112,7 @@ &mshc_0 { }; =20 &pinctrl_1 { - gpio_home_key: home-key { + gpio_home_key: home-key-pins { samsung,pins =3D "gpx2-2"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos4412-origen.dts b/arch/arm/boot/dts/ex= ynos4412-origen.dts index e6aec5facabf..6db09dba07ff 100644 --- a/arch/arm/boot/dts/exynos4412-origen.dts +++ b/arch/arm/boot/dts/exynos4412-origen.dts @@ -506,14 +506,14 @@ &mshc_0 { }; =20 &pinctrl_1 { - keypad_rows: keypad-rows { + keypad_rows: keypad-rows-pins { samsung,pins =3D "gpx2-0", "gpx2-1", "gpx2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_cols: keypad-cols { + keypad_cols: keypad-cols-pins { samsung,pins =3D "gpx1-0", "gpx1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos4412-p4note.dtsi b/arch/arm/boot/dts/e= xynos4412-p4note.dtsi index 22c3086e0076..b386a9b8e188 100644 --- a/arch/arm/boot/dts/exynos4412-p4note.dtsi +++ b/arch/arm/boot/dts/exynos4412-p4note.dtsi @@ -641,19 +641,19 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep0>; =20 - tsp_reg_gpio_2: tsp-reg-gpio-2 { + tsp_reg_gpio_2: tsp-reg-gpio-2-pins { samsung,pins =3D "gpb-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - tsp_reg_gpio_3: tsp-reg-gpio-3 { + tsp_reg_gpio_3: tsp-reg-gpio-3-pins { samsung,pins =3D "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sleep0: sleep-states { + sleep0: sleep-state { PIN_SLP(gpa0-0, INPUT, NONE); PIN_SLP(gpa0-1, OUT0, NONE); PIN_SLP(gpa0-2, INPUT, NONE); @@ -755,19 +755,19 @@ &pinctrl_1 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep1>; =20 - sd3_wifi: sd3-wifi { + sd3_wifi: sd3-wifi-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_shutdown: bt-shutdown { + bt_shutdown: bt-shutdown-pins { samsung,pins =3D "gpl0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart_sel: uart-sel { + uart_sel: uart-sel-pins { samsung,pins =3D "gpl2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -775,82 +775,82 @@ uart_sel: uart-sel { /* 0 =3D CP, 1 =3D AP (serial output) */ }; =20 - tsp_rst: tsp-rst { + tsp_rst: tsp-rst-pins { samsung,pins =3D "gpm0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - tsp_irq: tsp-irq { + tsp_irq: tsp-irq-pins { samsung,pins =3D "gpm2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - wifi_reset: wifi-reset { + wifi_reset: wifi-reset-pins { samsung,pins =3D "gpm3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - tsp_reg_gpio_1: tsp-reg-gpio-1 { + tsp_reg_gpio_1: tsp-reg-gpio-1-pins { samsung,pins =3D "gpm4-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ak8975_irq: ak8975-irq { + ak8975_irq: ak8975-irq-pins { samsung,pins =3D "gpm4-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - stmpe_adc_irq: stmpe-adc-irq { + stmpe_adc_irq: stmpe-adc-irq-pins { samsung,pins =3D "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx0-7"; samsung,pin-pud =3D ; }; =20 - gpio_keys: gpio-keys { + gpio_keys: gpio-keys-pins { samsung,pins =3D "gpx2-2", "gpx2-7", "gpx3-3"; samsung,pin-pud =3D ; }; =20 - fuel_alert_irq: fuel-alert-irq { + fuel_alert_irq: fuel-alert-irq-pins { samsung,pins =3D "gpx2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - wifi_host_wake: wifi-host-wake { + wifi_host_wake: wifi-host-wake-pins { samsung,pins =3D "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_host_wakeup: bt-host-wakeup { + bt_host_wakeup: bt-host-wakeup-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_device_wakeup: bt-device-wakeup { + bt_device_wakeup: bt-device-wakeup-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sdhci2_cd: sdhci2-cd { + sdhci2_cd: sdhci2-cd-pins { samsung,pins =3D "gpx3-4"; samsung,pin-pud =3D ; }; =20 - sleep1: sleep-states { + sleep1: sleep-state { PIN_SLP(gpk0-0, PREV, NONE); PIN_SLP(gpk0-1, PREV, NONE); PIN_SLP(gpk0-2, PREV, NONE); @@ -1004,7 +1004,7 @@ &pinctrl_2 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep2>; =20 - sleep2: sleep-states { + sleep2: sleep-state { PIN_SLP(gpz-0, INPUT, DOWN); PIN_SLP(gpz-1, INPUT, DOWN); PIN_SLP(gpz-2, INPUT, DOWN); @@ -1019,7 +1019,7 @@ &pinctrl_3 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep3>; =20 - sleep3: sleep-states { + sleep3: sleep-state { PIN_SLP(gpv0-0, INPUT, DOWN); PIN_SLP(gpv0-1, INPUT, DOWN); PIN_SLP(gpv0-2, INPUT, DOWN); diff --git a/arch/arm/boot/dts/exynos4412-pinctrl.dtsi b/arch/arm/boot/dts/= exynos4412-pinctrl.dtsi index d7d5fdc230d8..88b8afd55664 100644 --- a/arch/arm/boot/dts/exynos4412-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos4412-pinctrl.dtsi @@ -19,7 +19,7 @@ _pin { \ } =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -27,7 +27,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -35,7 +35,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -43,7 +43,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -51,7 +51,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -59,7 +59,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -67,7 +67,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -75,7 +75,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -83,7 +83,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -91,7 +91,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -99,7 +99,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -107,7 +107,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -115,7 +115,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -123,112 +123,112 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_a: uart-audio-a { + uart_audio_a: uart-audio-a-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio_b: uart-audio-b { + uart_audio_b: uart-audio-b-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -236,7 +236,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -244,7 +244,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -252,7 +252,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -260,7 +260,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -268,105 +268,105 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpc1-1", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - mipi0_clk: mipi0-clk { + mipi0_clk: mipi0-clk-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - mipi1_clk: mipi1-clk { + mipi1_clk: mipi1-clk-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_clk: lcd-clk { + lcd_clk: lcd-clk-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_data16: lcd-data-width16 { + lcd_data16: lcd-data-width16-pins { samsung,pins =3D "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", "gpf2-7", @@ -376,7 +376,7 @@ lcd_data16: lcd-data-width16 { samsung,pin-drv =3D ; }; =20 - lcd_data18: lcd-data-width18 { + lcd_data18: lcd-data-width18-pins { samsung,pins =3D "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-6", "gpf1-7", "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3", @@ -387,7 +387,7 @@ lcd_data18: lcd-data-width18 { samsung,pin-drv =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpf0-4", "gpf0-5", "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7", @@ -399,14 +399,14 @@ lcd_data24: lcd-data-width24 { samsung,pin-drv =3D ; }; =20 - lcd_ldi: lcd-ldi { + lcd_ldi: lcd-ldi-pins { samsung,pins =3D "gpf3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_io: cam-port-a-io { + cam_port_a_io: cam-port-a-io-pins { samsung,pins =3D "gpj0-0", "gpj0-1", "gpj0-2", "gpj0-3", "gpj0-4", "gpj0-5", "gpj0-6", "gpj0-7", "gpj1-0", "gpj1-1", "gpj1-2", "gpj1-4"; @@ -415,14 +415,14 @@ cam_port_a_io: cam-port-a-io { samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_active: cam-port-a-clk-active { + cam_port_a_clk_active: cam-port-a-clk-active-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_idle: cam-port-a-clk-idle { + cam_port_a_clk_idle: cam-port-a-clk-idle-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -431,7 +431,7 @@ cam_port_a_clk_idle: cam-port-a-clk-idle { }; =20 &pinctrl_1 { - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -439,7 +439,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -447,7 +447,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -455,7 +455,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpk3: gpk3 { + gpk3: gpk3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -463,7 +463,7 @@ gpk3: gpk3 { #interrupt-cells =3D <2>; }; =20 - gpl0: gpl0 { + gpl0: gpl0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -471,7 +471,7 @@ gpl0: gpl0 { #interrupt-cells =3D <2>; }; =20 - gpl1: gpl1 { + gpl1: gpl1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -479,7 +479,7 @@ gpl1: gpl1 { #interrupt-cells =3D <2>; }; =20 - gpl2: gpl2 { + gpl2: gpl2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -487,7 +487,7 @@ gpl2: gpl2 { #interrupt-cells =3D <2>; }; =20 - gpm0: gpm0 { + gpm0: gpm0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -495,7 +495,7 @@ gpm0: gpm0 { #interrupt-cells =3D <2>; }; =20 - gpm1: gpm1 { + gpm1: gpm1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -503,7 +503,7 @@ gpm1: gpm1 { #interrupt-cells =3D <2>; }; =20 - gpm2: gpm2 { + gpm2: gpm2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -511,7 +511,7 @@ gpm2: gpm2 { #interrupt-cells =3D <2>; }; =20 - gpm3: gpm3 { + gpm3: gpm3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -519,7 +519,7 @@ gpm3: gpm3 { #interrupt-cells =3D <2>; }; =20 - gpm4: gpm4 { + gpm4: gpm4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -527,42 +527,42 @@ gpm4: gpm4 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -579,7 +579,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -596,7 +596,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -604,7 +604,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -612,203 +612,203 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_clk: sd4-clk { + sd4_clk: sd4-clk-pins { samsung,pins =3D "gpk0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cmd: sd4-cmd { + sd4_cmd: sd4-cmd-pins { samsung,pins =3D "gpk0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_cd: sd4-cd { + sd4_cd: sd4-cd-pins { samsung,pins =3D "gpk0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus1: sd4-bus-width1 { + sd4_bus1: sd4-bus-width1-pins { samsung,pins =3D "gpk0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus4: sd4-bus-width4 { + sd4_bus4: sd4-bus-width4-pins { samsung,pins =3D "gpk0-3", "gpk0-4", "gpk0-5", "gpk0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd4_bus8: sd4-bus-width8 { + sd4_bus8: sd4-bus-width8-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpk1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpk1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpk1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpk1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpk1-3", "gpk1-4", "gpk1-5", "gpk1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpk2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpk2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpk2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpk2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpk2-3", "gpk2-4", "gpk2-5", "gpk2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpk3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpk3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpk3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpk3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpk3-3", "gpk3-4", "gpk3-5", "gpk3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_io: cam-port-b-io { + cam_port_b_io: cam-port-b-io-pins { samsung,pins =3D "gpm0-0", "gpm0-1", "gpm0-2", "gpm0-3", "gpm0-4", "gpm0-5", "gpm0-6", "gpm0-7", "gpm1-0", "gpm1-1", "gpm2-0", "gpm2-1"; @@ -817,77 +817,77 @@ cam_port_b_io: cam-port-b-io { samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_active: cam-port-b-clk-active { + cam_port_b_clk_active: cam-port-b-clk-active-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_idle: cam-port-b-clk-idle { + cam_port_b_clk_idle: cam-port-b-clk-idle-pins { samsung,pins =3D "gpm2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint0: ext-int0 { + eint0: ext-int0-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint8: ext-int8 { + eint8: ext-int8-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint15: ext-int15 { + eint15: ext-int15-pins { samsung,pins =3D "gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint16: ext-int16 { + eint16: ext-int16-pins { samsung,pins =3D "gpx2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint31: ext-int31 { + eint31: ext-int31-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c0: fimc-is-i2c0 { + fimc_is_i2c0: fimc-is-i2c0-pins { samsung,pins =3D "gpm4-0", "gpm4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_i2c1: fimc-is-i2c1 { + fimc_is_i2c1: fimc-is-i2c1-pins { samsung,pins =3D "gpm4-2", "gpm4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_uart: fimc-is-uart { + fimc_is_uart: fimc-is-uart-pins { samsung,pins =3D "gpm3-5", "gpm3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -896,7 +896,7 @@ hdmi_cec: hdmi-cec { }; =20 &pinctrl_2 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -904,7 +904,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; @@ -912,7 +912,7 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4"; samsung,pin-function =3D ; @@ -922,7 +922,7 @@ pcm0_bus: pcm0-bus { }; =20 &pinctrl_3 { - gpv0: gpv0 { + gpv0: gpv0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -930,7 +930,7 @@ gpv0: gpv0 { #interrupt-cells =3D <2>; }; =20 - gpv1: gpv1 { + gpv1: gpv1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -938,7 +938,7 @@ gpv1: gpv1 { #interrupt-cells =3D <2>; }; =20 - gpv2: gpv2 { + gpv2: gpv2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -946,7 +946,7 @@ gpv2: gpv2 { #interrupt-cells =3D <2>; }; =20 - gpv3: gpv3 { + gpv3: gpv3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -954,7 +954,7 @@ gpv3: gpv3 { #interrupt-cells =3D <2>; }; =20 - gpv4: gpv4 { + gpv4: gpv4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -962,7 +962,7 @@ gpv4: gpv4 { #interrupt-cells =3D <2>; }; =20 - c2c_bus: c2c-bus { + c2c_bus: c2c-bus-pins { samsung,pins =3D "gpv0-0", "gpv0-1", "gpv0-2", "gpv0-3", "gpv0-4", "gpv0-5", "gpv0-6", "gpv0-7", "gpv1-0", "gpv1-1", "gpv1-2", "gpv1-3", diff --git a/arch/arm/boot/dts/exynos4412-smdk4412.dts b/arch/arm/boot/dts/= exynos4412-smdk4412.dts index cc99b955af0c..a40ff394977c 100644 --- a/arch/arm/boot/dts/exynos4412-smdk4412.dts +++ b/arch/arm/boot/dts/exynos4412-smdk4412.dts @@ -133,14 +133,14 @@ key-E { }; =20 &pinctrl_1 { - keypad_rows: keypad-rows { + keypad_rows: keypad-rows-pins { samsung,pins =3D "gpx2-0", "gpx2-1", "gpx2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_cols: keypad-cols { + keypad_cols: keypad-cols-pins { samsung,pins =3D "gpx1-0", "gpx1-1", "gpx1-2", "gpx1-3", "gpx1-4", "gpx1-5", "gpx1-6", "gpx1-7"; samsung,pin-function =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 78818C4332F for ; Fri, 31 Dec 2021 16:22:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231462AbhLaQW3 (ORCPT ); Fri, 31 Dec 2021 11:22:29 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:46936 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231387AbhLaQWX (ORCPT ); Fri, 31 Dec 2021 11:22:23 -0500 Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id C9ABA3FFDF for ; Fri, 31 Dec 2021 16:22:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967741; bh=leLGZnhUeBUH/EkIfw1a1cvYY+aPWXB20GZk9k/cdRs=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=eeUFtuUFkcZpUEw+wOOT/+qx/v4TuSQBNXvjIYZhBZ9hCsAMk8C9DzrNCv/1btpz2 si+LRkxb4RY4h5aCzo0N2FkryWdA1M5+Yjj2U2XZ/9SAYqGT+rsCGxAYbEctBIhWQV u2za39BJe6RUPae0v4IqgVwIl8bga55RwBb+i1YQyZGXMLUqV9GLKuna+K89K3JrHR C2Uni+1GU3UkGFVp7LTSd41QwlGINtSrZ8JrHVmkg+aR+6dEatsEd8XAZ5G9P48GfQ 7t47lo9KwCoQsVsvYAlet3T7313u/EmfecnKrDptmNBl7dxN0DcZijBRcHxMxmNBxD JjLjtbKOjkb3w== Received: by mail-lj1-f198.google.com with SMTP id bd7-20020a05651c168700b0022d71e1839bso9448647ljb.9 for ; Fri, 31 Dec 2021 08:22:21 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=leLGZnhUeBUH/EkIfw1a1cvYY+aPWXB20GZk9k/cdRs=; b=3WMsRcDpBtBX8XpG9R/kmxMKr6Q21lHPrcamDpb2Kv1aIl2gkicIGMPkbZQE4aQGq6 VDDAGZ5TBOLr3hBpu11WUluOkc2KhuLafIGPbn9AM7gApCNmhvd1kq9kjo/VoqWtLYxT ZjqrChJJZuwt5gpDuyuTdbuLcU0vwe/HyGO6WcLHbfLo6Fw3YwwwTJtHjX55Xc0xvPsJ Wwz9uAgiUyuOU24l0j7Ji+Rvri2nq3Q9qHp0vBao4LfrTTUUyuZca/tUUDeHwRUGy8zw 9ZoDD37fkFlnZpf7tzjR3tPuRqjFFG21VPeuuck0TuQZlC1h/qIhZlU4WwgINVI1fCl7 FsZw== X-Gm-Message-State: AOAM532M6+zYlKMxDZdM16S/SFxFIddSd8Xqj7q/j3MMXpPyYu1guq5T hn90h5AzlH8ojI17l/bw5VaTD4QYixmdFwMuGhAMNVeiMmEAOIBSbPf2LdTf2bXQwikPu06wLWp KXsvVEqzpmO5NdhxFBzBI91E09eYo6/JuD0D4g4tgew== X-Received: by 2002:a19:2d5d:: with SMTP id t29mr7203526lft.20.1640967740000; Fri, 31 Dec 2021 08:22:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJwgMhqotv+ggwt+Odfu+cB3cbtc7T0mldF/NYTKZB2fmMr6y12B+27nzOoBbUwWcZOatOuRUQ== X-Received: by 2002:a19:2d5d:: with SMTP id t29mr7203500lft.20.1640967739650; Fri, 31 Dec 2021 08:22:19 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:19 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 13/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos5250 Date: Fri, 31 Dec 2021 17:21:56 +0100 Message-Id: <20211231162207.257478-7-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5250-arndale.dts | 2 +- arch/arm/boot/dts/exynos5250-pinctrl.dtsi | 220 +++++++++--------- arch/arm/boot/dts/exynos5250-smdk5250.dts | 2 +- arch/arm/boot/dts/exynos5250-snow-common.dtsi | 22 +- arch/arm/boot/dts/exynos5250-snow-rev5.dts | 2 +- arch/arm/boot/dts/exynos5250-snow.dts | 2 +- arch/arm/boot/dts/exynos5250-spring.dts | 20 +- 7 files changed, 135 insertions(+), 135 deletions(-) diff --git a/arch/arm/boot/dts/exynos5250-arndale.dts b/arch/arm/boot/dts/e= xynos5250-arndale.dts index 3583095fbb2a..693bf9e48183 100644 --- a/arch/arm/boot/dts/exynos5250-arndale.dts +++ b/arch/arm/boot/dts/exynos5250-arndale.dts @@ -590,7 +590,7 @@ &mmc_2 { }; =20 &pinctrl_0 { - s5m8767_irq: s5m8767-irq { + s5m8767_irq: s5m8767-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-pud =3D ; }; diff --git a/arch/arm/boot/dts/exynos5250-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5250-pinctrl.dtsi index d7d756614edd..918947a3897e 100644 --- a/arch/arm/boot/dts/exynos5250-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5250-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -20,7 +20,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -28,7 +28,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -36,7 +36,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -44,7 +44,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -52,7 +52,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -60,7 +60,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -68,7 +68,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -76,7 +76,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -84,7 +84,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -92,7 +92,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -100,7 +100,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -108,7 +108,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -116,42 +116,42 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpc4: gpc4 { + gpc4: gpc4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -159,7 +159,7 @@ gpc4: gpc4 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -170,7 +170,7 @@ gpx0: gpx0 { <26 0>, <26 1>, <27 0>, <27 1>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -181,7 +181,7 @@ gpx1: gpx1 { <30 0>, <30 1>, <31 0>, <31 1>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -189,7 +189,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -197,104 +197,104 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_hs_bus: i2c2-hs-bus { + i2c2_hs_bus: i2c2-hs-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_gpio_bus: i2c2-gpio-bus { + i2c2_gpio_bus: i2c2-gpio-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_hs_bus: i2c3-hs-bus { + i2c3_hs_bus: i2c3-hs-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpa2-4", "gpa2-6", "gpa2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -302,7 +302,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -310,7 +310,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -318,7 +318,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -326,7 +326,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -334,280 +334,280 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpb1-1", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpb2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpb2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpb2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpb2-2", "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_hs_bus: i2c0-hs-bus { + i2c0_hs_bus: i2c0-hs-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_hs_bus: i2c1-hs-bus { + i2c1_hs_bus: i2c1-hs-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-3", "gpc0-4", "gpc0-5", "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpc2-3", "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc3-3", "gpc3-4", "gpc3-5", "gpc3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpc4-3", "gpc4-4", "gpc4-5", "gpc4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpc4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpc4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpc4-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpc4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpc4-3", "gpc4-4", "gpc4-5", "gpc4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd: dp_hpd { + dp_hpd: dp-hpd-pins { samsung,pins =3D "gpx0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd: hdmi-hpd { + hdmi_hpd: hdmi-hpd-pins { samsung,pins =3D "gpx3-7"; samsung,pin-pud =3D ; }; }; =20 &pinctrl_1 { - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -615,7 +615,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -623,7 +623,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -631,7 +631,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -639,7 +639,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -647,7 +647,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -655,7 +655,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -663,7 +663,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -671,7 +671,7 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -679,7 +679,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - cam_gpio_a: cam-gpio-a { + cam_gpio_a: cam-gpio-a-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1"; @@ -688,7 +688,7 @@ cam_gpio_a: cam-gpio-a { samsung,pin-drv =3D ; }; =20 - cam_gpio_b: cam-gpio-b { + cam_gpio_b: cam-gpio-b-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; @@ -696,42 +696,42 @@ cam_gpio_b: cam-gpio-b { samsung,pin-drv =3D ; }; =20 - cam_i2c2_bus: cam-i2c2-bus { + cam_i2c2_bus: cam-i2c2-bus-pins { samsung,pins =3D "gpe0-6", "gpe1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi1_bus: cam-spi1-bus { + cam_spi1_bus: cam-spi1-bus-pins { samsung,pins =3D "gpe0-4", "gpe0-5", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c1_bus: cam-i2c1-bus { + cam_i2c1_bus: cam-i2c1-bus-pins { samsung,pins =3D "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c0_bus: cam-i2c0-bus { + cam_i2c0_bus: cam-i2c0-bus-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi0_bus: cam-spi0-bus { + cam_spi0_bus: cam-spi0-bus-pins { samsung,pins =3D "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_bayrgb_bus: cam-bayrgb-bus { + cam_bayrgb_bus: cam-bayrgb-bus-pins { samsung,pins =3D "gpg0-0", "gpg0-1", "gpg0-2", "gpg0-3", "gpg0-4", "gpg0-5", "gpg0-6", "gpg0-7", "gpg1-0", "gpg1-1", "gpg1-2", "gpg1-3", @@ -742,7 +742,7 @@ cam_bayrgb_bus: cam-bayrgb-bus { samsung,pin-drv =3D ; }; =20 - cam_port_a: cam-port-a { + cam_port_a: cam-port-a-pins { samsung,pins =3D "gph0-0", "gph0-1", "gph0-2", "gph0-3", "gph1-0", "gph1-1", "gph1-2", "gph1-3", "gph1-4", "gph1-5", "gph1-6", "gph1-7"; @@ -753,7 +753,7 @@ cam_port_a: cam-port-a { }; =20 &pinctrl_2 { - gpv0: gpv0 { + gpv0: gpv0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -761,7 +761,7 @@ gpv0: gpv0 { #interrupt-cells =3D <2>; }; =20 - gpv1: gpv1 { + gpv1: gpv1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -769,7 +769,7 @@ gpv1: gpv1 { #interrupt-cells =3D <2>; }; =20 - gpv2: gpv2 { + gpv2: gpv2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -777,7 +777,7 @@ gpv2: gpv2 { #interrupt-cells =3D <2>; }; =20 - gpv3: gpv3 { + gpv3: gpv3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -785,7 +785,7 @@ gpv3: gpv3 { #interrupt-cells =3D <2>; }; =20 - gpv4: gpv4 { + gpv4: gpv4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -793,7 +793,7 @@ gpv4: gpv4 { #interrupt-cells =3D <2>; }; =20 - c2c_rxd: c2c-rxd { + c2c_rxd: c2c-rxd-pins { samsung,pins =3D "gpv0-0", "gpv0-1", "gpv0-2", "gpv0-3", "gpv0-4", "gpv0-5", "gpv0-6", "gpv0-7", "gpv1-0", "gpv1-1", "gpv1-2", "gpv1-3", @@ -803,7 +803,7 @@ c2c_rxd: c2c-rxd { samsung,pin-drv =3D ; }; =20 - c2c_txd: c2c-txd { + c2c_txd: c2c-txd-pins { samsung,pins =3D "gpv2-0", "gpv2-1", "gpv2-2", "gpv2-3", "gpv2-4", "gpv2-5", "gpv2-6", "gpv2-7", "gpv3-0", "gpv3-1", "gpv3-2", "gpv3-3", @@ -815,7 +815,7 @@ c2c_txd: c2c-txd { }; =20 &pinctrl_3 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -823,7 +823,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos5250-smdk5250.dts b/arch/arm/boot/dts/= exynos5250-smdk5250.dts index 39bbe18145cf..497fbd009ae5 100644 --- a/arch/arm/boot/dts/exynos5250-smdk5250.dts +++ b/arch/arm/boot/dts/exynos5250-smdk5250.dts @@ -410,7 +410,7 @@ partition@40000 { }; =20 &pinctrl_0 { - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-snow-common.dtsi b/arch/arm/boot/= dts/exynos5250-snow-common.dtsi index 2335c4687349..f7f5630a620b 100644 --- a/arch/arm/boot/dts/exynos5250-snow-common.dtsi +++ b/arch/arm/boot/dts/exynos5250-snow-common.dtsi @@ -587,63 +587,63 @@ &mmc_3 { }; =20 &pinctrl_0 { - wifi_en: wifi-en { + wifi_en: wifi-en-pins { samsung,pins =3D "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wifi_rst: wifi-rst { + wifi_rst: wifi-rst-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tps65090_irq: tps65090-irq { + tps65090_irq: tps65090-irq-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_vbus_en: usb3-vbus-en { + usb3_vbus_en: usb3-vbus-en-pins { samsung,pins =3D "gpx2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max77686_irq: max77686-irq { + max77686_irq: max77686-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -652,14 +652,14 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_1 { - arb_their_claim: arb-their-claim { + arb_their_claim: arb-their-claim-pins { samsung,pins =3D "gpe0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - arb_our_claim: arb-our-claim { + arb_our_claim: arb-our-claim-pins { samsung,pins =3D "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-snow-rev5.dts b/arch/arm/boot/dts= /exynos5250-snow-rev5.dts index f8ca61df6981..0a47597d6f0d 100644 --- a/arch/arm/boot/dts/exynos5250-snow-rev5.dts +++ b/arch/arm/boot/dts/exynos5250-snow-rev5.dts @@ -47,7 +47,7 @@ max98090: audio-codec@10 { }; =20 &pinctrl_0 { - max98090_irq: max98090-irq { + max98090_irq: max98090-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-snow.dts b/arch/arm/boot/dts/exyn= os5250-snow.dts index a630bc654a49..906aa7aae710 100644 --- a/arch/arm/boot/dts/exynos5250-snow.dts +++ b/arch/arm/boot/dts/exynos5250-snow.dts @@ -43,7 +43,7 @@ max98095: audio-codec@11 { }; =20 &pinctrl_0 { - max98095_en: max98095-en { + max98095_en: max98095-en-pins { samsung,pins =3D "gpx1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5250-spring.dts b/arch/arm/boot/dts/ex= ynos5250-spring.dts index e0feedcf54bb..d52b5e4e5870 100644 --- a/arch/arm/boot/dts/exynos5250-spring.dts +++ b/arch/arm/boot/dts/exynos5250-spring.dts @@ -451,63 +451,63 @@ &mmc_1 { }; =20 &pinctrl_0 { - s5m8767_dvs: s5m8767-dvs { + s5m8767_dvs: s5m8767-dvs-pins { samsung,pins =3D "gpd1-0", "gpd1-1", "gpd1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd_gpio: dp-hpd { + dp_hpd_gpio: dp-hpd-pins { samsung,pins =3D "gpc3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - trackpad_irq: trackpad-irq { + trackpad_irq: trackpad-irq-pins { samsung,pins =3D "gpx1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - s5m8767_ds: s5m8767-ds { + s5m8767_ds: s5m8767-ds-pins { samsung,pins =3D "gpx2-3", "gpx2-4", "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - s5m8767_irq: s5m8767-irq { + s5m8767_irq: s5m8767-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -516,7 +516,7 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_1 { - hsic_reset: hsic-reset { + hsic_reset: hsic-reset-pins { samsung,pins =3D "gpe1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5AADDC433FE for ; Fri, 31 Dec 2021 16:22:37 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231428AbhLaQWf (ORCPT ); Fri, 31 Dec 2021 11:22:35 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55232 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231408AbhLaQWY (ORCPT ); Fri, 31 Dec 2021 11:22:24 -0500 Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id CC28C407BC for ; Fri, 31 Dec 2021 16:22:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967742; bh=zWAYz0TMBM83QzhR4FOf0S6bCPqsB90adPzhV3JNC4A=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=E0ZSuTqCqD6ZmZ4O1BrotzdaIENpiR1dnZjs+QXBKk8p7S50VOK7QnV7u8QOyUtBy 9f6vxveCQi3bJYx+8bPRWSWx3ZGV1ruZOSIoiWZkV6D2d3mSY5hqiDDNzZRKcb1Sqh KyV7jtxd6G8H7MKOgcaWUQhPjUxMMn8LhTnyCC/J5UBl1JJ4FAx71vXGjkDp9Ia6Mf 8Eniq60qJ8oqlSkQldxBK9Uuo6V8tivsnuPlfbzzfiXZuAeXXhuaYu6DK3KNb8odzB vGQ3yVg+YBxFdtFn0XNMMfqK52sGigg8Pm59CPu6hbxGImZH1aJ8BMePjpG6U/9FbJ c788FOoLDqyvA== Received: by mail-lj1-f198.google.com with SMTP id g20-20020a2eb5d4000000b0022e0a6d890dso2558575ljn.15 for ; Fri, 31 Dec 2021 08:22:22 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zWAYz0TMBM83QzhR4FOf0S6bCPqsB90adPzhV3JNC4A=; b=2aBckGFFyzPGV7Q7e6YJwVetDBKyd9YPkbUXSDXgZcdwRTrK2TNqd993k8g32gTHwQ upe1mg64+bY9uV5yASd7H0Dw1DM3s4lpkx/YQiZ+Zm4W12evu4ycJMjXIGfUQ7GANP+F 5Vsy808qQJ2y6q2XWGkF24oftTE9WNynPq5tLrHk745Iq/rfyF6LTFCC9bvHayiYCU5I 9k/z1VXAuAOSRrRwjsem+psCuGKb+tqGz1ihsmJgMiYe4evDpy5c4WIJFEm01FTe1H6V Tif9QqctiE6QmpxOm49mwOCxOIGYtvnKEFs6eDFhZfub6wj0mDa6/tYTWcYFZfFvEzmQ Oz8w== X-Gm-Message-State: AOAM531NuMApE2njrm97Ry4HI4THLx3Cfwl11mZNFgXUlvBq8Uo1detG 0zA7quNqax6cPGwyeq9wqd5ivC7DuCp23piToQYuk3Gt+TZsovvt39TevFb2h4mPXRr1vH+NfRM zCM5muo6qvzTtjre8m1dr3OGwUeH4OjiHRc+FvUR9Bw== X-Received: by 2002:a05:6512:220b:: with SMTP id h11mr32493289lfu.427.1640967741916; Fri, 31 Dec 2021 08:22:21 -0800 (PST) X-Google-Smtp-Source: ABdhPJzcDzgUz+Vb45iaS5KYnmE/gBimPkgjq66MJ6cqkrlPpm4B3MFWMdBADV0v+O1Aoe3Cu+Fs1A== X-Received: by 2002:a05:6512:220b:: with SMTP id h11mr32493273lfu.427.1640967741664; Fri, 31 Dec 2021 08:22:21 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:20 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 14/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos5260 Date: Fri, 31 Dec 2021 17:21:57 +0100 Message-Id: <20211231162207.257478-8-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5260-pinctrl.dtsi | 148 ++++++++++----------- arch/arm/boot/dts/exynos5260-xyref5260.dts | 2 +- 2 files changed, 75 insertions(+), 75 deletions(-) diff --git a/arch/arm/boot/dts/exynos5260-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5260-pinctrl.dtsi index 17e2f3e0d71e..150607f8103d 100644 --- a/arch/arm/boot/dts/exynos5260-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5260-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -20,7 +20,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -28,7 +28,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -36,7 +36,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -44,7 +44,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -52,7 +52,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -60,7 +60,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -68,7 +68,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpb4: gpb4 { + gpb4: gpb4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -76,7 +76,7 @@ gpb4: gpb4 { #interrupt-cells =3D <2>; }; =20 - gpb5: gpb5 { + gpb5: gpb5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -84,7 +84,7 @@ gpb5: gpb5 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -92,7 +92,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -100,7 +100,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpd2: gpd2 { + gpd2: gpd2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -108,7 +108,7 @@ gpd2: gpd2 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -116,7 +116,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -124,7 +124,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -132,7 +132,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -140,7 +140,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -148,7 +148,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -164,7 +164,7 @@ gpx0: gpx0 { #interrupt-cells =3D <2>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -180,7 +180,7 @@ gpx1: gpx1 { #interrupt-cells =3D <2>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -188,7 +188,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -196,63 +196,63 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpa2-4", "gpa2-6", "gpa2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_vbus0_en: usb3-vbus0-en { + usb3_vbus0_en: usb3-vbus0-en-pins { samsung,pins =3D "gpa2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -260,7 +260,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -268,105 +268,105 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - spdif1_bus: spdif1-bus { + spdif1_bus: spdif1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-2", "gpb1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_hs_bus: i2c0-hs-bus { + i2c0_hs_bus: i2c0-hs-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_hs_bus: i2c1-hs-bus { + i2c1_hs_bus: i2c1-hs-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_hs_bus: i2c2-hs-bus { + i2c2_hs_bus: i2c2-hs-bus-pins { samsung,pins =3D "gpb3-4", "gpb3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_hs_bus: i2c3-hs-bus { + i2c3_hs_bus: i2c3-hs-bus-pins { samsung,pins =3D "gpb3-6", "gpb3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_bus: i2c4-bus { + i2c4_bus: i2c4-bus-pins { samsung,pins =3D "gpb4-0", "gpb4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_bus: i2c5-bus { + i2c5_bus: i2c5-bus-pins { samsung,pins =3D "gpb4-2", "gpb4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_bus: i2c6-bus { + i2c6_bus: i2c6-bus-pins { samsung,pins =3D "gpb4-4", "gpb4-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_bus: i2c7-bus { + i2c7_bus: i2c7-bus-pins { samsung,pins =3D "gpb4-6", "gpb4-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c8_bus: i2c8-bus { + i2c8_bus: i2c8-bus-pins { samsung,pins =3D "gpb5-0", "gpb5-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c9_bus: i2c9-bus { + i2c9_bus: i2c9-bus-pins { samsung,pins =3D "gpb5-2", "gpb5-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c10_bus: i2c10-bus { + i2c10_bus: i2c10-bus-pins { samsung,pins =3D "gpb5-4", "gpb5-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c11_bus: i2c11-bus { + i2c11_bus: i2c11-bus-pins { samsung,pins =3D "gpb5-6", "gpb5-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_gpio_a: cam-gpio-a { + cam_gpio_a: cam-gpio-a-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1"; @@ -375,7 +375,7 @@ cam_gpio_a: cam-gpio-a { samsung,pin-drv =3D ; }; =20 - cam_gpio_b: cam-gpio-b { + cam_gpio_b: cam-gpio-b-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; @@ -383,28 +383,28 @@ cam_gpio_b: cam-gpio-b { samsung,pin-drv =3D ; }; =20 - cam_i2c1_bus: cam-i2c1-bus { + cam_i2c1_bus: cam-i2c1-bus-pins { samsung,pins =3D "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c0_bus: cam-i2c0-bus { + cam_i2c0_bus: cam-i2c0-bus-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi0_bus: cam-spi0-bus { + cam_spi0_bus: cam-spi0-bus-pins { samsung,pins =3D "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi1_bus: cam-spi1-bus { + cam_spi1_bus: cam-spi1-bus-pins { samsung,pins =3D "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -413,7 +413,7 @@ cam_spi1_bus: cam-spi1-bus { }; =20 &pinctrl_1 { - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -421,7 +421,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -429,7 +429,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -437,7 +437,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -445,7 +445,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpc4: gpc4 { + gpc4: gpc4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -453,112 +453,112 @@ gpc4: gpc4 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-3", "gpc0-4", "gpc0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rdqs: sd0-rdqs { + sd0_rdqs: sd0-rdqs-pins { samsung,pins =3D "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpc1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpc1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpc1-3", "gpc1-4", "gpc1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpc4-0", "gpc4-1", "gpc4-2", "gpc4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -567,7 +567,7 @@ sd2_bus4: sd2-bus-width4 { }; =20 &pinctrl_2 { - gpz0: gpz0 { + gpz0: gpz0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -575,7 +575,7 @@ gpz0: gpz0 { #interrupt-cells =3D <2>; }; =20 - gpz1: gpz1 { + gpz1: gpz1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 diff --git a/arch/arm/boot/dts/exynos5260-xyref5260.dts b/arch/arm/boot/dts= /exynos5260-xyref5260.dts index 0dc2ec16aa0a..82d8441c8908 100644 --- a/arch/arm/boot/dts/exynos5260-xyref5260.dts +++ b/arch/arm/boot/dts/exynos5260-xyref5260.dts @@ -38,7 +38,7 @@ xrtcxti: xrtcxti { }; =20 &pinctrl_0 { - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EB08CC433EF for ; Fri, 31 Dec 2021 16:22:39 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231552AbhLaQWj (ORCPT ); Fri, 31 Dec 2021 11:22:39 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55256 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231443AbhLaQW0 (ORCPT ); Fri, 31 Dec 2021 11:22:26 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 4EFB6407BD for ; Fri, 31 Dec 2021 16:22:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967744; bh=0zRbRSZPVwASP0a16oEo2pWqATsRCl0JAUwR0HxpL/0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=lyO/ZI8RSSiB7g9ac1cX8wwm1AMJOmuxqoi/ne69AuAbd3N6YxWFRuDjX/Q6DRWGZ /m1sO6Q/UV6bJf3jbGfUqg1/xe5VkPExLe2eGHS09VQxLAyQBbjx4t5GnUOyMF/0Ud oisiFL9RtR5GmQh0zbDINqQ28cqB+Fftaa/P4ANnBRLzNVxs4JKmrev7eakazjlqXe HpUim95FkQAUB3N8BEsgYn62xAg5TAJvx7o11gAJBKHat1xIhFvu3hcrPv176eLD6x eLXDcIdazcDDpgLF+ZUCTZOFXQPCMZmBgCA2++g/wc8yYNxw2SxxZPKD3iqH3O2X0K elIz9BB2j2Itw== Received: by mail-lj1-f200.google.com with SMTP id y4-20020a2e95c4000000b0022dbab5f69eso6673221ljh.14 for ; Fri, 31 Dec 2021 08:22:24 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0zRbRSZPVwASP0a16oEo2pWqATsRCl0JAUwR0HxpL/0=; b=ei2XuWM5VFqEjyFpC11DLgQIniURpcrrpKuwj1nr6UmYyEkuRtzrC8sLsuNGkklGVY G+yLNmWwidlTw+8ifLZMEYX0RuooktiStq8JvLqbGRLKmjAcbcTXXp3cST1ru7hRs37w LWYoiZq1ir3BRSd9uOUhEiUl/Z+QQQ8ZD6rfrO967oLtTlBGY3wQmGmkoxxu2DrdZPta dhKkTjrgNx+f3HDBwtE/wtzWOgGBjg2sUiXhlSERrJu4AllYjYgcTcTCBaxntw0UBKzA Hj1Iy73xoIGVbkGmKYici0u/PqeRqJi/gPbcEVxhl1Ti8IwkKYtP1Y5e+SneMv3PDmpH uLcA== X-Gm-Message-State: AOAM533LvAQNS+DdwQiMIPpDPhuK92Q/dQSFl8SBbTdQqHfUEGjduq4k N6U6Moj38uc7NEUzU4qOO6V7Kr1jJaup7DxrPTrBzgOfVPKU037nKaAc9hgwTHW1c9gVUWPal4y GNRys5mJZAAPKr6mKjL0PVu3NcwCoFp9m1skfp3aLog== X-Received: by 2002:a19:6e42:: with SMTP id q2mr31900482lfk.60.1640967743424; Fri, 31 Dec 2021 08:22:23 -0800 (PST) X-Google-Smtp-Source: ABdhPJxJzyLsqCj4AQ0sO8/bBvRHLsjHNZnA5j2r6mvdL/xiQryLRokbAl1hGcv/N4knNKAVqWS5GA== X-Received: by 2002:a19:6e42:: with SMTP id q2mr31900465lfk.60.1640967743180; Fri, 31 Dec 2021 08:22:23 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:22 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 15/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos5410 Date: Fri, 31 Dec 2021 17:21:58 +0100 Message-Id: <20211231162207.257478-9-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5410-odroidxu.dts | 10 +- arch/arm/boot/dts/exynos5410-pinctrl.dtsi | 170 +++++++++++----------- arch/arm/boot/dts/exynos5410-smdk5410.dts | 4 +- 3 files changed, 92 insertions(+), 92 deletions(-) diff --git a/arch/arm/boot/dts/exynos5410-odroidxu.dts b/arch/arm/boot/dts/= exynos5410-odroidxu.dts index 9f2200dd5b43..ca121859b124 100644 --- a/arch/arm/boot/dts/exynos5410-odroidxu.dts +++ b/arch/arm/boot/dts/exynos5410-odroidxu.dts @@ -547,14 +547,14 @@ &mmc_2 { }; =20 &pinctrl_0 { - emmc_nrst_pin: emmc-nrst { + emmc_nrst_pin: emmc-nrst-pins { samsung,pins =3D "gpd1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_wp: sd2-wp { + sd2_wp: sd2-wp-pins { samsung,pins =3D "gpm5-0"; samsung,pin-function =3D ; /* Pin is floating so be sure to disable write-protect */ @@ -562,14 +562,14 @@ sd2_wp: sd2-wp { samsung,pin-drv =3D ; }; =20 - pmic_dvs_2: pmic-dvs-2 { + pmic_dvs_2: pmic-dvs-2-pins { samsung,pins =3D "gpx0-0", "gpx0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_dvs_1: pmic-dvs-1 { + pmic_dvs_1: pmic-dvs-1-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -577,7 +577,7 @@ pmic_dvs_1: pmic-dvs-1 { samsung,pin-val =3D <1>; }; =20 - max77802_irq: max77802-irq { + max77802_irq: max77802-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5410-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5410-pinctrl.dtsi index 9599ba8ba798..6c7814b4372e 100644 --- a/arch/arm/boot/dts/exynos5410-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5410-pinctrl.dtsi @@ -9,7 +9,7 @@ #include =20 &pinctrl_0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -17,7 +17,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -25,7 +25,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -33,7 +33,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -41,7 +41,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -49,7 +49,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -57,7 +57,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -65,7 +65,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -73,7 +73,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -81,7 +81,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -89,7 +89,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -97,12 +97,12 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpm5: gpm5 { + gpm5: gpm5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -110,7 +110,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -118,7 +118,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -126,7 +126,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -134,7 +134,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -142,7 +142,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -150,7 +150,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -158,7 +158,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -166,7 +166,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -174,7 +174,7 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -182,52 +182,52 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gpm7: gpm7 { + gpm7: gpm7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy7: gpy7 { + gpy7: gpy7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -244,7 +244,7 @@ gpx0: gpx0 { <27 1>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -261,7 +261,7 @@ gpx1: gpx1 { <31 1>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -269,7 +269,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -277,210 +277,210 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_hs_bus: i2c4-hs-bus { + i2c4_hs_bus: i2c4-hs-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_hs_bus: i2c5-hs-bus { + i2c5_hs_bus: i2c5-hs-bus-pins { samsung,pins =3D "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_hs_bus: i2c6-hs-bus { + i2c6_hs_bus: i2c6-hs-bus-pins { samsung,pins =3D "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpb2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpb2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpb2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_hs_bus: i2c7-hs-bus { + i2c7_hs_bus: i2c7-hs-bus-pins { samsung,pins =3D "gpb2-2", "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-4", "gpc0-5", "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -489,7 +489,7 @@ sd0_bus8: sd0-bus-width8 { }; =20 &pinctrl_1 { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -497,7 +497,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -505,7 +505,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - gpj2: gpj2 { + gpj2: gpj2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -513,7 +513,7 @@ gpj2: gpj2 { #interrupt-cells =3D <2>; }; =20 - gpj3: gpj3 { + gpj3: gpj3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -521,7 +521,7 @@ gpj3: gpj3 { #interrupt-cells =3D <2>; }; =20 - gpj4: gpj4 { + gpj4: gpj4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -529,7 +529,7 @@ gpj4: gpj4 { #interrupt-cells =3D <2>; }; =20 - gpk0: gpk0 { + gpk0: gpk0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -537,7 +537,7 @@ gpk0: gpk0 { #interrupt-cells =3D <2>; }; =20 - gpk1: gpk1 { + gpk1: gpk1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -545,7 +545,7 @@ gpk1: gpk1 { #interrupt-cells =3D <2>; }; =20 - gpk2: gpk2 { + gpk2: gpk2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -553,7 +553,7 @@ gpk2: gpk2 { #interrupt-cells =3D <2>; }; =20 - gpk3: gpk3 { + gpk3: gpk3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -561,28 +561,28 @@ gpk3: gpk3 { #interrupt-cells =3D <2>; }; =20 - usb3_1_oc: usb3-1-oc { + usb3_1_oc: usb3-1-oc-pins { samsung,pins =3D "gpk2-4", "gpk2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_1_vbusctrl: usb3-1-vbusctrl { + usb3_1_vbusctrl: usb3-1-vbusctrl-pins { samsung,pins =3D "gpk2-6", "gpk2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_0_oc: usb3-0-oc { + usb3_0_oc: usb3-0-oc-pins { samsung,pins =3D "gpk3-0", "gpk3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3_0_vbusctrl: usb3-0-vbusctrl { + usb3_0_vbusctrl: usb3-0-vbusctrl-pins { samsung,pins =3D "gpk3-2", "gpk3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -591,7 +591,7 @@ usb3_0_vbusctrl: usb3-0-vbusctrl { }; =20 &pinctrl_2 { - gpv0: gpv0 { + gpv0: gpv0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -599,7 +599,7 @@ gpv0: gpv0 { #interrupt-cells =3D <2>; }; =20 - gpv1: gpv1 { + gpv1: gpv1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -607,7 +607,7 @@ gpv1: gpv1 { #interrupt-cells =3D <2>; }; =20 - gpv2: gpv2 { + gpv2: gpv2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -615,7 +615,7 @@ gpv2: gpv2 { #interrupt-cells =3D <2>; }; =20 - gpv3: gpv3 { + gpv3: gpv3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -623,7 +623,7 @@ gpv3: gpv3 { #interrupt-cells =3D <2>; }; =20 - gpv4: gpv4 { + gpv4: gpv4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -633,7 +633,7 @@ gpv4: gpv4 { }; =20 &pinctrl_3 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -641,7 +641,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - audi2s0_bus: audi2s0-bus { + audi2s0_bus: audi2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4"; samsung,pin-function =3D <2>; diff --git a/arch/arm/boot/dts/exynos5410-smdk5410.dts b/arch/arm/boot/dts/= exynos5410-smdk5410.dts index 2a3ade77a2de..5b2e567809ae 100644 --- a/arch/arm/boot/dts/exynos5410-smdk5410.dts +++ b/arch/arm/boot/dts/exynos5410-smdk5410.dts @@ -66,14 +66,14 @@ &mmc_2 { }; =20 &pinctrl_0 { - srom_ctl: srom-ctl { + srom_ctl: srom-ctl-pins { samsung,pins =3D "gpy0-3", "gpy0-4", "gpy0-5", "gpy1-0", "gpy1-1", "gpy1-2", "gpy1-3"; samsung,pin-function =3D ; samsung,pin-drv =3D ; }; =20 - srom_ebi: srom-ebi { + srom_ebi: srom-ebi-pins { samsung,pins =3D "gpy3-0", "gpy3-1", "gpy3-2", "gpy3-3", "gpy3-4", "gpy3-5", "gpy3-6", "gpy3-7", "gpy5-0", "gpy5-1", "gpy5-2", "gpy5-3", --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E5333C433F5 for ; Fri, 31 Dec 2021 16:22:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231495AbhLaQWu (ORCPT ); Fri, 31 Dec 2021 11:22:50 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55328 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231481AbhLaQWc (ORCPT ); Fri, 31 Dec 2021 11:22:32 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id C5E8F407BF for ; Fri, 31 Dec 2021 16:22:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967748; bh=ufHVnFxvHXFMYI5zpuFbDKTqdJFzFRUr3a7SGQCX5b0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=sC5DMxktw+7iBuXyKD90cCTfDNe36IS2P0cJPNkVDq81yyl2x++c/csOpAMJ6JwzY bj8uWxLepwk3036XVz/IW5ns6snEbzNAWo2CzURWGS6PkFJRQwItdb6vUK4GGaXI64 76pPgpbuXUhEo2GtBbh9YEe88LZgCku2auZOouGi82jQZVxp5blbT1NJtNZ9Ps/MVq JHI4FPry+gG1iCWDbQABUUa+Stkx8OoA8IM4xZX4ZtdhCHPKhHMXP1SupLpb+gvHg7 ecxCKqttrZzo56deKfI+l61R09ruLGBfme8qWRyz04WJ2hGoZ97R0VaeJVYhoMvkqW KQwLsUS/Tu6kg== Received: by mail-lj1-f200.google.com with SMTP id g20-20020a2eb5d4000000b0022e0a6d890dso2558626ljn.15 for ; Fri, 31 Dec 2021 08:22:28 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ufHVnFxvHXFMYI5zpuFbDKTqdJFzFRUr3a7SGQCX5b0=; b=twZIQ975GmYSc+G9JDs2/EBReKE+1iDJP4z+3Pl5+CbSt39tYLb6LaaO02FNtT5a4c CIqKofdIfCXGoE9HZOGVl/AFnOwhAzQAm3iI6IULtxbyTg5NK+FTmL9huTqAbNOaqPwI dplQl7YXXHf7aXFya7mu3uJX2Je/pebxOp5Qc9i5IAhFA2b1B9+WV+wvfPoEUj/eJuXk YQgi+IB3Pnxvtc5VxeWaGghUW5s8E8Syp2F2sGFEuFTWjMlqu4kV6Fj5yX/+TM/q6GnW UXflYdgdTqJPyiTdl/a5ONX9IT68eoKrTQp1XciOkK7N5yDH0FsQ+Nxme5I0fPnq2bL2 4sPQ== X-Gm-Message-State: AOAM5311OxRGqcM53e591+arfjVEU2zgkgH0EZGCJWPk5An5ZAjnYt9F vj+QSLfMwSG9zEEqdzcu5DMelbCjGPkWhI9/2BJP80+kYSFyfC8ueXa4T+L8xNKcY2wg7/sf/YV jZKRLqAu7bMClgf3lRadOJBVkqXkxoAM5bP2ZbRNmtQ== X-Received: by 2002:a05:6512:22ca:: with SMTP id g10mr32159288lfu.338.1640967745051; Fri, 31 Dec 2021 08:22:25 -0800 (PST) X-Google-Smtp-Source: ABdhPJyOska4FTOUIfT4hXq51bjV5cDXr4jIYpIvzUcIS1mvLPsKyVRkmuVYZq2E7kq8UUDp0EEluQ== X-Received: by 2002:a05:6512:22ca:: with SMTP id g10mr32159259lfu.338.1640967744688; Fri, 31 Dec 2021 08:22:24 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:23 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 16/24] ARM: dts: exynos: align pinctrl with dtschema in Exynos542x/5800 Date: Fri, 31 Dec 2021 17:21:59 +0100 Message-Id: <20211231162207.257478-10-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/exynos5420-arndale-octa.dts | 2 +- arch/arm/boot/dts/exynos5420-peach-pit.dts | 36 ++-- arch/arm/boot/dts/exynos5420-pinctrl.dtsi | 194 +++++++++--------- arch/arm/boot/dts/exynos5420-smdk5420.dts | 6 +- arch/arm/boot/dts/exynos5422-odroid-core.dtsi | 2 +- .../boot/dts/exynos5422-odroidxu3-common.dtsi | 6 +- arch/arm/boot/dts/exynos5800-peach-pi.dts | 36 ++-- 7 files changed, 141 insertions(+), 141 deletions(-) diff --git a/arch/arm/boot/dts/exynos5420-arndale-octa.dts b/arch/arm/boot/= dts/exynos5420-arndale-octa.dts index dfc7f14f5772..327cf7105a35 100644 --- a/arch/arm/boot/dts/exynos5420-arndale-octa.dts +++ b/arch/arm/boot/dts/exynos5420-arndale-octa.dts @@ -808,7 +808,7 @@ &mmc_2 { }; =20 &pinctrl_0 { - s2mps11_irq: s2mps11-irq { + s2mps11_irq: s2mps11-irq-pins { samsung,pins =3D "gpx3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5420-peach-pit.dts b/arch/arm/boot/dts= /exynos5420-peach-pit.dts index e8819659081a..915878ee3ec6 100644 --- a/arch/arm/boot/dts/exynos5420-peach-pit.dts +++ b/arch/arm/boot/dts/exynos5420-peach-pit.dts @@ -774,14 +774,14 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&mask_tpm_reset>; =20 - wifi_en: wifi-en { + wifi_en: wifi-en-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max98090_irq: max98090-irq { + max98090_irq: max98090-irq-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -789,7 +789,7 @@ max98090_irq: max98090-irq { }; =20 /* We need GPX0_6 to be low at sleep time; just keep it low always */ - mask_tpm_reset: mask-tpm-reset { + mask_tpm_reset: mask-tpm-reset-pins { samsung,pins =3D "gpx0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -797,70 +797,70 @@ mask_tpm_reset: mask-tpm-reset { samsung,pin-val =3D <0>; }; =20 - tpm_irq: tpm-irq { + tpm_irq: tpm-irq-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - trackpad_irq: trackpad-irq { + trackpad_irq: trackpad-irq-pins { samsung,pins =3D "gpx1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tps65090_irq: tps65090-irq { + tps65090_irq: tps65090-irq-pins { samsung,pins =3D "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd_gpio: dp_hpd_gpio { + dp_hpd_gpio: dp-hpd-gpio-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max77802_irq: max77802-irq { + max77802_irq: max77802-irq-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_dvs_1: pmic-dvs-1 { + pmic_dvs_1: pmic-dvs-1-pins { samsung,pins =3D "gpy7-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -891,7 +891,7 @@ &sd1_cmd { }; =20 &pinctrl_2 { - pmic_dvs_2: pmic-dvs-2 { + pmic_dvs_2: pmic-dvs-2-pins { samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -907,28 +907,28 @@ &spi2_bus { =20 &pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ - ec_spi_cs: ec-spi-cs { + ec_spi_cs: ec-spi-cs-pins { samsung,pins =3D "gpb1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb300_vbus_en: usb300-vbus-en { + usb300_vbus_en: usb300-vbus-en-pins { samsung,pins =3D "gph0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb301_vbus_en: usb301-vbus-en { + usb301_vbus_en: usb301-vbus-en-pins { samsung,pins =3D "gph0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_selb: pmic-selb { + pmic_selb: pmic-selb-pins { samsung,pins =3D "gph0-2", "gph0-3", "gph0-4", "gph0-5", "gph0-6"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos5420-pinctrl.dtsi b/arch/arm/boot/dts/= exynos5420-pinctrl.dtsi index b82af7c89654..546ba274f4e5 100644 --- a/arch/arm/boot/dts/exynos5420-pinctrl.dtsi +++ b/arch/arm/boot/dts/exynos5420-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_0 { - gpy7: gpy7 { + gpy7: gpy7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -20,7 +20,7 @@ gpy7: gpy7 { #interrupt-cells =3D <2>; }; =20 - gpx0: gpx0 { + gpx0: gpx0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -31,7 +31,7 @@ gpx0: gpx0 { <26 0>, <26 1>, <27 0>, <27 1>; }; =20 - gpx1: gpx1 { + gpx1: gpx1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -42,7 +42,7 @@ gpx1: gpx1 { <30 0>, <30 1>, <31 0>, <31 1>; }; =20 - gpx2: gpx2 { + gpx2: gpx2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -50,7 +50,7 @@ gpx2: gpx2 { #interrupt-cells =3D <2>; }; =20 - gpx3: gpx3 { + gpx3: gpx3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -58,14 +58,14 @@ gpx3: gpx3 { #interrupt-cells =3D <2>; }; =20 - dp_hpd: dp_hpd { + dp_hpd: dp-hpd-pins { samsung,pins =3D "gpx0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_cec: hdmi-cec { + hdmi_cec: hdmi-cec-pins { samsung,pins =3D "gpx3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -74,7 +74,7 @@ hdmi_cec: hdmi-cec { }; =20 &pinctrl_1 { - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -82,7 +82,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -90,7 +90,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -98,7 +98,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -106,7 +106,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpc4: gpc4 { + gpc4: gpc4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -114,7 +114,7 @@ gpc4: gpc4 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -122,175 +122,175 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpy0: gpy0 { + gpy0: gpy0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy1: gpy1 { + gpy1: gpy1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy2: gpy2 { + gpy2: gpy2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy3: gpy3 { + gpy3: gpy3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy4: gpy4 { + gpy4: gpy4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy5: gpy5 { + gpy5: gpy5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpy6: gpy6 { + gpy6: gpy6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpc0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpc0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpc0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpc0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpc0-4", "gpc0-5", "gpc0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpc3-0", "gpc3-1", "gpc3-2", "gpc3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rclk: sd0-rclk { + sd0_rclk: sd0-rclk-pins { samsung,pins =3D "gpc0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpc1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpc1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_int: sd1-int { + sd1_int: sd1-int-pins { samsung,pins =3D "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpc1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpc1-4", "gpc1-5", "gpc1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpd1-4", "gpd1-5", "gpd1-6", "gpd1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpc2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpc2-4", "gpc2-5", "gpc2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_wp: sd2-wp { + sd2_wp: sd2-wp-pins { samsung,pins =3D "gpc4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -299,7 +299,7 @@ sd2_wp: sd2-wp { }; =20 &pinctrl_2 { - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -307,7 +307,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -315,7 +315,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -323,7 +323,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -331,7 +331,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -339,7 +339,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -347,7 +347,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -355,7 +355,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpj4: gpj4 { + gpj4: gpj4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -363,7 +363,7 @@ gpj4: gpj4 { #interrupt-cells =3D <2>; }; =20 - cam_gpio_a: cam-gpio-a { + cam_gpio_a: cam-gpio-a-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1"; @@ -372,7 +372,7 @@ cam_gpio_a: cam-gpio-a { samsung,pin-drv =3D ; }; =20 - cam_gpio_b: cam-gpio-b { + cam_gpio_b: cam-gpio-b-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; @@ -380,42 +380,42 @@ cam_gpio_b: cam-gpio-b { samsung,pin-drv =3D ; }; =20 - cam_i2c2_bus: cam-i2c2-bus { + cam_i2c2_bus: cam-i2c2-bus-pins { samsung,pins =3D "gpf0-4", "gpf0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi1_bus: cam-spi1-bus { + cam_spi1_bus: cam-spi1-bus-pins { samsung,pins =3D "gpe0-4", "gpe0-5", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c1_bus: cam-i2c1-bus { + cam_i2c1_bus: cam-i2c1-bus-pins { samsung,pins =3D "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_i2c0_bus: cam-i2c0-bus { + cam_i2c0_bus: cam-i2c0-bus-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_spi0_bus: cam-spi0-bus { + cam_spi0_bus: cam-spi0-bus-pins { samsung,pins =3D "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_bayrgb_bus: cam-bayrgb-bus { + cam_bayrgb_bus: cam-bayrgb-bus-pins { samsung,pins =3D "gpg0-0", "gpg0-1", "gpg0-2", "gpg0-3", "gpg0-4", "gpg0-5", "gpg0-6", "gpg0-7", "gpg1-0", "gpg1-1", "gpg1-2", "gpg1-3", @@ -428,7 +428,7 @@ cam_bayrgb_bus: cam-bayrgb-bus { }; =20 &pinctrl_3 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -436,7 +436,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -444,7 +444,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -452,7 +452,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -460,7 +460,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +468,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +476,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +484,7 @@ gpb3: gpb3 { #interrupt-cells =3D <2>; }; =20 - gpb4: gpb4 { + gpb4: gpb4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,7 +492,7 @@ gpb4: gpb4 { #interrupt-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -500,98 +500,98 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c3_bus: i2c3-bus { + i2c3_bus: i2c3-bus-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-4", "gpa1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1", "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpa2-4", "gpa2-6", "gpa2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c4_hs_bus: i2c4-hs-bus { + i2c4_hs_bus: i2c4-hs-bus-pins { samsung,pins =3D "gpa2-0", "gpa2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c5_hs_bus: i2c5-hs-bus { + i2c5_hs_bus: i2c5-hs-bus-pins { samsung,pins =3D "gpa2-2", "gpa2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -599,7 +599,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpb0-0", "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4"; samsung,pin-function =3D ; @@ -607,7 +607,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -615,7 +615,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; @@ -623,91 +623,91 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpb1-0", "gpb1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpb1-1", "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c6_hs_bus: i2c6-hs-bus { + i2c6_hs_bus: i2c6-hs-bus-pins { samsung,pins =3D "gpb1-3", "gpb1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpb2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpb2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpb2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c7_hs_bus: i2c7-hs-bus { + i2c7_hs_bus: i2c7-hs-bus-pins { samsung,pins =3D "gpb2-2", "gpb2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb3-0", "gpb3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpb3-2", "gpb3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c8_hs_bus: i2c8-hs-bus { + i2c8_hs_bus: i2c8-hs-bus-pins { samsung,pins =3D "gpb3-4", "gpb3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c9_hs_bus: i2c9-hs-bus { + i2c9_hs_bus: i2c9-hs-bus-pins { samsung,pins =3D "gpb3-6", "gpb3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c10_hs_bus: i2c10-hs-bus { + i2c10_hs_bus: i2c10-hs-bus-pins { samsung,pins =3D "gpb4-0", "gpb4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -716,7 +716,7 @@ i2c10_hs_bus: i2c10-hs-bus { }; =20 &pinctrl_4 { - gpz: gpz { + gpz: gpz-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -724,7 +724,7 @@ gpz: gpz { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz-0", "gpz-1", "gpz-2", "gpz-3", "gpz-4", "gpz-5", "gpz-6"; samsung,pin-function =3D ; diff --git a/arch/arm/boot/dts/exynos5420-smdk5420.dts b/arch/arm/boot/dts/= exynos5420-smdk5420.dts index a4f0e3ffedbd..b8b1418d36e3 100644 --- a/arch/arm/boot/dts/exynos5420-smdk5420.dts +++ b/arch/arm/boot/dts/exynos5420-smdk5420.dts @@ -377,7 +377,7 @@ &mmc_2 { }; =20 &pinctrl_0 { - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -386,14 +386,14 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_2 { - usb300_vbus_en: usb300-vbus-en { + usb300_vbus_en: usb300-vbus-en-pins { samsung,pins =3D "gpg0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb301_vbus_en: usb301-vbus-en { + usb301_vbus_en: usb301-vbus-en-pins { samsung,pins =3D "gpg1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi b/arch/arm/boot/= dts/exynos5422-odroid-core.dtsi index e7958dbecfd2..24c428b84192 100644 --- a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi +++ b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi @@ -999,7 +999,7 @@ &nocp_mem1_1 { }; =20 &pinctrl_0 { - s2mps11_irq: s2mps11-irq { + s2mps11_irq: s2mps11-irq-pins { samsung,pins =3D "gpx0-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi b/arch/arm/= boot/dts/exynos5422-odroidxu3-common.dtsi index e35af40a55cb..a6961ff24030 100644 --- a/arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi +++ b/arch/arm/boot/dts/exynos5422-odroidxu3-common.dtsi @@ -480,14 +480,14 @@ &mmc_0 { }; =20 &pinctrl_0 { - power_key: power-key { + power_key: power-key-pins { samsung,pins =3D "gpx0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -496,7 +496,7 @@ hdmi_hpd_irq: hdmi-hpd-irq { }; =20 &pinctrl_1 { - emmc_nrst_pin: emmc-nrst { + emmc_nrst_pin: emmc-nrst-pins { samsung,pins =3D "gpd1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/= exynos5800-peach-pi.dts index eca805b83816..3bc40840573f 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -756,14 +756,14 @@ &pinctrl_0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&mask_tpm_reset>; =20 - wifi_en: wifi-en { + wifi_en: wifi-en-pins { samsung,pins =3D "gpx0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max98091_irq: max98091-irq { + max98091_irq: max98091-irq-pins { samsung,pins =3D "gpx0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -771,7 +771,7 @@ max98091_irq: max98091-irq { }; =20 /* We need GPX0_6 to be low at sleep time; just keep it low always */ - mask_tpm_reset: mask-tpm-reset { + mask_tpm_reset: mask-tpm-reset-pins { samsung,pins =3D "gpx0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -779,70 +779,70 @@ mask_tpm_reset: mask-tpm-reset { samsung,pin-val =3D <0>; }; =20 - tpm_irq: tpm-irq { + tpm_irq: tpm-irq-pins { samsung,pins =3D "gpx1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - trackpad_irq: trackpad-irq { + trackpad_irq: trackpad-irq-pins { samsung,pins =3D "gpx1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - power_key_irq: power-key-irq { + power_key_irq: power-key-irq-pins { samsung,pins =3D "gpx1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ec_irq: ec-irq { + ec_irq: ec-irq-pins { samsung,pins =3D "gpx1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tps65090_irq: tps65090-irq { + tps65090_irq: tps65090-irq-pins { samsung,pins =3D "gpx2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - dp_hpd_gpio: dp_hpd_gpio { + dp_hpd_gpio: dp-hpd-gpio-pins { samsung,pins =3D "gpx2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - max77802_irq: max77802-irq { + max77802_irq: max77802-irq-pins { samsung,pins =3D "gpx3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lid_irq: lid-irq { + lid_irq: lid-irq-pins { samsung,pins =3D "gpx3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hdmi_hpd_irq: hdmi-hpd-irq { + hdmi_hpd_irq: hdmi-hpd-irq-pins { samsung,pins =3D "gpx3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_dvs_1: pmic-dvs-1 { + pmic_dvs_1: pmic-dvs-1-pins { samsung,pins =3D "gpy7-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -873,7 +873,7 @@ &sd1_cmd { }; =20 &pinctrl_2 { - pmic_dvs_2: pmic-dvs-2 { + pmic_dvs_2: pmic-dvs-2-pins { samsung,pins =3D "gpj4-2", "gpj4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -889,28 +889,28 @@ &spi2_bus { =20 &pinctrl_3 { /* Drive SPI chip select at x2 for better integrity */ - ec_spi_cs: ec-spi-cs { + ec_spi_cs: ec-spi-cs-pins { samsung,pins =3D "gpb1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb300_vbus_en: usb300-vbus-en { + usb300_vbus_en: usb300-vbus-en-pins { samsung,pins =3D "gph0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb301_vbus_en: usb301-vbus-en { + usb301_vbus_en: usb301-vbus-en-pins { samsung,pins =3D "gph0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pmic_selb: pmic-selb { + pmic_selb: pmic-selb-pins { samsung,pins =3D "gph0-2", "gph0-3", "gph0-4", "gph0-5", "gph0-6"; samsung,pin-function =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 40E49C433EF for ; Fri, 31 Dec 2021 16:22:53 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229836AbhLaQWw (ORCPT ); Fri, 31 Dec 2021 11:22:52 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55324 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231477AbhLaQWb (ORCPT ); Fri, 31 Dec 2021 11:22:31 -0500 Received: from mail-lf1-f70.google.com (mail-lf1-f70.google.com [209.85.167.70]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 262C44005B for ; Fri, 31 Dec 2021 16:22:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967747; bh=Iis1HmOcjBti5vv6mBFp24TnjDjgl1zjvIzDTXKgLsU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=P7O5j1PilbxlElSdeh4AhcNKfe3AuC8r/wINJb32u31kBCA5PoLcBpzvrzeF14x1e lqBqDkdkIGFDfZlEvIlJGuP79k5Pmp1J65iseIW2cHE+QCOLIIZ4LqwpsqcJTfhyZq 9KtkcDw+tKKL/vKjANBuY2zhzjIsVY9iwa4R7qcvF9j16fw/59UemwxQgA8OBPf048 yxeAK/jtejYFGpeT5oTNTeCdOxbhfweFo8CgZ4QRjmAM/qJnIjqw9g01+9jnDIXucL Kw5Dq2H/oX9hsNT5aNY4sJxwBNSh1OIefum3FrjE2GMJu8OZ5HMZ+l8oz3EZ9vFuo8 pIN9uOQ8aB0Rg== Received: by mail-lf1-f70.google.com with SMTP id cf14-20020a056512280e00b00426460c9af9so4906607lfb.4 for ; Fri, 31 Dec 2021 08:22:27 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Iis1HmOcjBti5vv6mBFp24TnjDjgl1zjvIzDTXKgLsU=; b=MxSnsSdfsVbfLalwllwYs39SGaWCMCKxYWt7AJu/b9HaZD3IQ1Nzu6wxkgBIvoRmjQ zMtTWglyfcBeSft0yOnfamLTtPXoabTpKztlDMqKf3ZA+8Ex4sktpvLYTPTwXQ9WGyYj xV9RPWWsJhvhaWpGRZ+UoRpJz/p65BwR7aJm9hqpj4EZpWu6cMnxWDio7SyqcAZ5w6vR E8An0wXmbA3JG2pFYvbJCoHFJzNj96OuPVqppW6HaY/POr6FRvCIIc9O+GXGy/hKVJli tDPsB7fklptdMrpLhXia/QhlWBBiZsexV3kX90X3JPlPAikb5oTNadqPTWIm9yHgsRt+ ymXw== X-Gm-Message-State: AOAM532yJX7pVTJuL6qG6hH8fpdExI6wL9LGV2IPe4WvZcMPHrlg3A/Z pTPS3jel8yGwi8Lx0CvZ2zpLH1p8C7dYiXWTDWt7c/3uYffIxSkEt44iAnFd/nAt1+JzBXXcL8f 2HST6b5rZsEh41fC17wFemX8r/3G11rKfn/ZzmAeBgg== X-Received: by 2002:a2e:8813:: with SMTP id x19mr29909730ljh.2.1640967746087; Fri, 31 Dec 2021 08:22:26 -0800 (PST) X-Google-Smtp-Source: ABdhPJwd01xYjO7rAcwupA+iRnhkUzXqSqgbx/1ianH6t75Ce4x9ItZ1SXGwnwbc33WHPv98sunIyQ== X-Received: by 2002:a2e:8813:: with SMTP id x19mr29909715ljh.2.1640967745756; Fri, 31 Dec 2021 08:22:25 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y36sm2796514lfa.75.2021.12.31.08.22.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:22:25 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 17/24] arm64: dts: exynos: align pinctrl with dtschema in Exynos5433 Date: Fri, 31 Dec 2021 17:22:00 +0100 Message-Id: <20211231162207.257478-11-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. The macros used to define pin configuration do not work well with node name suffix "-pin" or prefix "pin-", so level of indirection via second macro is needed. For similar reason pcie-wlanen has to stop using the macro. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynos5433-pinctrl.dtsi | 211 +++++++------- .../dts/exynos/exynos5433-tm2-common.dtsi | 259 +++++++++--------- 2 files changed, 241 insertions(+), 229 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos5433-pinctrl.dtsi b/arch/arm6= 4/boot/dts/exynos/exynos5433-pinctrl.dtsi index 32a6518517e5..4b46af3e164d 100644 --- a/arch/arm64/boot/dts/exynos/exynos5433-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos5433-pinctrl.dtsi @@ -11,16 +11,25 @@ =20 #include =20 -#define PIN(_func, _pin, _pull, _drv) \ - _pin { \ +#define PIN(_pin, _func, _pull, _drv) \ + pin- ## _pin { \ samsung,pins =3D #_pin; \ samsung,pin-function =3D ; \ samsung,pin-pud =3D ; \ samsung,pin-drv =3D ; \ } =20 +#define PIN_IN(_pin, _pull, _drv) \ + PIN(_pin, INPUT, _pull, _drv) + +#define PIN_OT(_pin, _pull, _drv) \ + PIN(_pin, OUTPUT, _pull, _drv) + +#define PIN_F2(_pin, _pull, _drv) \ + PIN(_pin, 2, _pull, _drv) + &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -37,7 +46,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -54,7 +63,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -62,7 +71,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpa3: gpa3 { + gpa3: gpa3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -70,7 +79,7 @@ gpa3: gpa3 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -78,7 +87,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -86,7 +95,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -94,7 +103,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpf4: gpf4 { + gpf4: gpf4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -102,7 +111,7 @@ gpf4: gpf4 { #interrupt-cells =3D <2>; }; =20 - gpf5: gpf5 { + gpf5: gpf5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -112,7 +121,7 @@ gpf5: gpf5 { }; =20 &pinctrl_aud { - gpz0: gpz0 { + gpz0: gpz0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -120,7 +129,7 @@ gpz0: gpz0 { #interrupt-cells =3D <2>; }; =20 - gpz1: gpz1 { + gpz1: gpz1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -128,7 +137,7 @@ gpz1: gpz1 { #interrupt-cells =3D <2>; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpz0-0", "gpz0-1", "gpz0-2", "gpz0-3", "gpz0-4", "gpz0-5", "gpz0-6"; samsung,pin-function =3D ; @@ -136,14 +145,14 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpz1-0", "gpz1-1", "gpz1-2", "gpz1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_aud_bus: uart-aud-bus { + uart_aud_bus: uart-aud-bus-pins { samsung,pins =3D "gpz1-3", "gpz1-2", "gpz1-1", "gpz1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -152,7 +161,7 @@ uart_aud_bus: uart-aud-bus { }; =20 &pinctrl_cpif { - gpv6: gpv6 { + gpv6: gpv6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -162,7 +171,7 @@ gpv6: gpv6 { }; =20 &pinctrl_ese { - gpj2: gpj2 { + gpj2: gpj2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -172,7 +181,7 @@ gpj2: gpj2 { }; =20 &pinctrl_finger { - gpd5: gpd5 { + gpd5: gpd5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -180,14 +189,14 @@ gpd5: gpd5 { #interrupt-cells =3D <2>; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpd5-0", "gpd5-2", "gpd5-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c6_bus: hs-i2c6-bus { + hs_i2c6_bus: hs-i2c6-bus-pins { samsung,pins =3D "gpd5-3", "gpd5-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -196,7 +205,7 @@ hs_i2c6_bus: hs-i2c6-bus { }; =20 &pinctrl_fsys { - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -204,7 +213,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gpr4: gpr4 { + gpr4: gpr4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -212,7 +221,7 @@ gpr4: gpr4 { #interrupt-cells =3D <2>; }; =20 - gpr0: gpr0 { + gpr0: gpr0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -220,7 +229,7 @@ gpr0: gpr0 { #interrupt-cells =3D <2>; }; =20 - gpr1: gpr1 { + gpr1: gpr1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -228,7 +237,7 @@ gpr1: gpr1 { #interrupt-cells =3D <2>; }; =20 - gpr2: gpr2 { + gpr2: gpr2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -236,7 +245,7 @@ gpr2: gpr2 { #interrupt-cells =3D <2>; }; =20 - gpr3: gpr3 { + gpr3: gpr3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -244,139 +253,139 @@ gpr3: gpr3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpr0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpr0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_rdqs: sd0-rdqs { + sd0_rdqs: sd0-rdqs-pins { samsung,pins =3D "gpr0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_qrdy: sd0-qrdy { + sd0_qrdy: sd0-qrdy-pins { samsung,pins =3D "gpr0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpr1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpr1-1", "gpr1-2", "gpr1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpr1-4", "gpr1-5", "gpr1-6", "gpr1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpr2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpr2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpr3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpr3-1", "gpr3-2", "gpr3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpr3-4", "gpr3-5", "gpr3-6", "gpr3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pcie_bus: pcie_bus { + pcie_bus: pcie-bus-pins { samsung,pins =3D "gpr3-4", "gpr3-5", "gpr3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpr4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpr4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpr4-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpr4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpr4-4", "gpr4-5", "gpr4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk_output: sd2-clk-output { + sd2_clk_output: sd2-clk-output-pins { samsung,pins =3D "gpr4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd_output: sd2-cmd-output { + sd2_cmd_output: sd2-cmd-output-pins { samsung,pins =3D "gpr4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -385,7 +394,7 @@ sd2_cmd_output: sd2-cmd-output { }; =20 &pinctrl_imem { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -395,7 +404,7 @@ gpf0: gpf0 { }; =20 &pinctrl_nfc { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -403,7 +412,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - hs_i2c4_bus: hs-i2c4-bus { + hs_i2c4_bus: hs-i2c4-bus-pins { samsung,pins =3D "gpj0-1", "gpj0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -412,7 +421,7 @@ hs_i2c4_bus: hs-i2c4-bus { }; =20 &pinctrl_peric { - gpv7: gpv7 { + gpv7: gpv7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -420,7 +429,7 @@ gpv7: gpv7 { #interrupt-cells =3D <2>; }; =20 - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -428,7 +437,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -436,7 +445,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -444,7 +453,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -452,7 +461,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -460,7 +469,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +477,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +485,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +493,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpd2: gpd2 { + gpd2: gpd2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,7 +501,7 @@ gpd2: gpd2 { #interrupt-cells =3D <2>; }; =20 - gpd4: gpd4 { + gpd4: gpd4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -500,7 +509,7 @@ gpd4: gpd4 { #interrupt-cells =3D <2>; }; =20 - gpd8: gpd8 { + gpd8: gpd8-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -508,7 +517,7 @@ gpd8: gpd8 { #interrupt-cells =3D <2>; }; =20 - gpd6: gpd6 { + gpd6: gpd6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -516,7 +525,7 @@ gpd6: gpd6 { #interrupt-cells =3D <2>; }; =20 - gpd7: gpd7 { + gpd7: gpd7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -524,7 +533,7 @@ gpd7: gpd7 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -532,7 +541,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -540,7 +549,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -548,21 +557,21 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - hs_i2c8_bus: hs-i2c8-bus { + hs_i2c8_bus: hs-i2c8-bus-pins { samsung,pins =3D "gpb0-1", "gpb0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c9_bus: hs-i2c9-bus { + hs_i2c9_bus: hs-i2c9-bus-pins { samsung,pins =3D "gpb0-3", "gpb0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpd4-0", "gpd4-1", "gpd4-2", "gpd4-3", "gpd4-4"; samsung,pin-function =3D ; @@ -570,7 +579,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpd4-0", "gpd4-1", "gpd4-2", "gpd4-3", "gpd4-4"; samsung,pin-function =3D ; @@ -578,193 +587,193 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpd4-3", "gpd4-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_spi_pin0: fimc-is-spi-pin0 { + fimc_is_spi_pin0: fimc-is-spi-pin0-pins { samsung,pins =3D "gpc3-3", "gpc3-2", "gpc3-1", "gpc3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_spi_pin1: fimc-is-spi-pin1 { + fimc_is_spi_pin1: fimc-is-spi-pin1-pins { samsung,pins =3D "gpc3-7", "gpc3-6", "gpc3-5", "gpc3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_bus: uart0-bus { + uart0_bus: uart0-bus-pins { samsung,pins =3D "gpd0-3", "gpd0-2", "gpd0-1", "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - hs_i2c2_bus: hs-i2c2-bus { + hs_i2c2_bus: hs-i2c2-bus-pins { samsung,pins =3D "gpd0-3", "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_bus: uart2-bus { + uart2_bus: uart2-bus-pins { samsung,pins =3D "gpd1-5", "gpd1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart1_bus: uart1-bus { + uart1_bus: uart1-bus-pins { samsung,pins =3D "gpd1-3", "gpd1-2", "gpd1-1", "gpd1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - hs_i2c3_bus: hs-i2c3-bus { + hs_i2c3_bus: hs-i2c3-bus-pins { samsung,pins =3D "gpd1-3", "gpd1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c0_bus: hs-i2c0-bus { + hs_i2c0_bus: hs-i2c0-bus-pins { samsung,pins =3D "gpd2-1", "gpd2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c1_bus: hs-i2c1-bus { + hs_i2c1_bus: hs-i2c1-bus-pins { samsung,pins =3D "gpd2-3", "gpd2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpd6-2", "gpd6-4", "gpd6-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c7_bus: hs-i2c7-bus { + hs_i2c7_bus: hs-i2c7-bus-pins { samsung,pins =3D "gpd2-7", "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpd8-0", "gpd6-0", "gpd6-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c10_bus: hs-i2c10-bus { + hs_i2c10_bus: hs-i2c10-bus-pins { samsung,pins =3D "gpg3-1", "gpg3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c11_bus: hs-i2c11-bus { + hs_i2c11_bus: hs-i2c11-bus-pins { samsung,pins =3D "gpg3-3", "gpg3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi3_bus: spi3-bus { + spi3_bus: spi3-bus-pins { samsung,pins =3D "gpg3-4", "gpg3-6", "gpg3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi4_bus: spi4-bus { + spi4_bus: spi4-bus-pins { samsung,pins =3D "gpv7-1", "gpv7-3", "gpv7-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_uart: fimc-is-uart { + fimc_is_uart: fimc-is-uart-pins { samsung,pins =3D "gpc1-1", "gpc0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch0_i2c: fimc-is-ch0_i2c { + fimc_is_ch0_i2c: fimc-is-ch0-i2c-pins { samsung,pins =3D "gpc2-1", "gpc2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch0_mclk: fimc-is-ch0_mclk { + fimc_is_ch0_mclk: fimc-is-ch0-mclk-pins { samsung,pins =3D "gpd7-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch1_i2c: fimc-is-ch1-i2c { + fimc_is_ch1_i2c: fimc-is-ch1-i2c-pins { samsung,pins =3D "gpc2-3", "gpc2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch1_mclk: fimc-is-ch1-mclk { + fimc_is_ch1_mclk: fimc-is-ch1-mclk-pins { samsung,pins =3D "gpd7-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch2_i2c: fimc-is-ch2-i2c { + fimc_is_ch2_i2c: fimc-is-ch2-i2c-pins { samsung,pins =3D "gpc2-5", "gpc2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fimc_is_ch2_mclk: fimc-is-ch2-mclk { + fimc_is_ch2_mclk: fimc-is-ch2-mclk-pins { samsung,pins =3D "gpd7-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -773,7 +782,7 @@ fimc_is_ch2_mclk: fimc-is-ch2-mclk { }; =20 &pinctrl_touch { - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -781,7 +790,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - hs_i2c5_bus: hs-i2c5-bus { + hs_i2c5_bus: hs-i2c5-bus-pins { samsung,pins =3D "gpj1-1", "gpj1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi b/arch/a= rm64/boot/dts/exynos/exynos5433-tm2-common.dtsi index cbcc01a66aab..be1b6b7da059 100644 --- a/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos5433-tm2-common.dtsi @@ -1011,80 +1011,80 @@ &pinctrl_alive { pinctrl-0 =3D <&initial_alive>; =20 initial_alive: initial-state { - PIN(INPUT, gpa0-0, DOWN, FAST_SR1); - PIN(INPUT, gpa0-1, NONE, FAST_SR1); - PIN(INPUT, gpa0-2, DOWN, FAST_SR1); - PIN(INPUT, gpa0-3, NONE, FAST_SR1); - PIN(INPUT, gpa0-4, NONE, FAST_SR1); - PIN(INPUT, gpa0-5, DOWN, FAST_SR1); - PIN(INPUT, gpa0-6, NONE, FAST_SR1); - PIN(INPUT, gpa0-7, NONE, FAST_SR1); - - PIN(INPUT, gpa1-0, UP, FAST_SR1); - PIN(INPUT, gpa1-1, UP, FAST_SR1); - PIN(INPUT, gpa1-2, NONE, FAST_SR1); - PIN(INPUT, gpa1-3, DOWN, FAST_SR1); - PIN(INPUT, gpa1-4, DOWN, FAST_SR1); - PIN(INPUT, gpa1-5, NONE, FAST_SR1); - PIN(INPUT, gpa1-6, NONE, FAST_SR1); - PIN(INPUT, gpa1-7, NONE, FAST_SR1); - - PIN(INPUT, gpa2-0, NONE, FAST_SR1); - PIN(INPUT, gpa2-1, NONE, FAST_SR1); - PIN(INPUT, gpa2-2, NONE, FAST_SR1); - PIN(INPUT, gpa2-3, DOWN, FAST_SR1); - PIN(INPUT, gpa2-4, NONE, FAST_SR1); - PIN(INPUT, gpa2-5, DOWN, FAST_SR1); - PIN(INPUT, gpa2-6, DOWN, FAST_SR1); - PIN(INPUT, gpa2-7, NONE, FAST_SR1); - - PIN(INPUT, gpa3-0, DOWN, FAST_SR1); - PIN(INPUT, gpa3-1, DOWN, FAST_SR1); - PIN(INPUT, gpa3-2, NONE, FAST_SR1); - PIN(INPUT, gpa3-3, DOWN, FAST_SR1); - PIN(INPUT, gpa3-4, NONE, FAST_SR1); - PIN(INPUT, gpa3-5, DOWN, FAST_SR1); - PIN(INPUT, gpa3-6, DOWN, FAST_SR1); - PIN(INPUT, gpa3-7, DOWN, FAST_SR1); - - PIN(INPUT, gpf1-0, NONE, FAST_SR1); - PIN(INPUT, gpf1-1, NONE, FAST_SR1); - PIN(INPUT, gpf1-2, DOWN, FAST_SR1); - PIN(INPUT, gpf1-4, UP, FAST_SR1); - PIN(OUTPUT, gpf1-5, NONE, FAST_SR1); - PIN(INPUT, gpf1-6, DOWN, FAST_SR1); - PIN(INPUT, gpf1-7, DOWN, FAST_SR1); - - PIN(INPUT, gpf2-0, DOWN, FAST_SR1); - PIN(INPUT, gpf2-1, DOWN, FAST_SR1); - PIN(INPUT, gpf2-2, DOWN, FAST_SR1); - PIN(INPUT, gpf2-3, DOWN, FAST_SR1); - - PIN(INPUT, gpf3-0, DOWN, FAST_SR1); - PIN(INPUT, gpf3-1, DOWN, FAST_SR1); - PIN(INPUT, gpf3-2, NONE, FAST_SR1); - PIN(INPUT, gpf3-3, DOWN, FAST_SR1); - - PIN(INPUT, gpf4-0, DOWN, FAST_SR1); - PIN(INPUT, gpf4-1, DOWN, FAST_SR1); - PIN(INPUT, gpf4-2, DOWN, FAST_SR1); - PIN(INPUT, gpf4-3, DOWN, FAST_SR1); - PIN(INPUT, gpf4-4, DOWN, FAST_SR1); - PIN(INPUT, gpf4-5, DOWN, FAST_SR1); - PIN(INPUT, gpf4-6, DOWN, FAST_SR1); - PIN(INPUT, gpf4-7, DOWN, FAST_SR1); - - PIN(INPUT, gpf5-0, DOWN, FAST_SR1); - PIN(INPUT, gpf5-1, DOWN, FAST_SR1); - PIN(INPUT, gpf5-2, DOWN, FAST_SR1); - PIN(INPUT, gpf5-3, DOWN, FAST_SR1); - PIN(OUTPUT, gpf5-4, NONE, FAST_SR1); - PIN(INPUT, gpf5-5, DOWN, FAST_SR1); - PIN(INPUT, gpf5-6, DOWN, FAST_SR1); - PIN(INPUT, gpf5-7, DOWN, FAST_SR1); + PIN_IN(gpa0-0, DOWN, FAST_SR1); + PIN_IN(gpa0-1, NONE, FAST_SR1); + PIN_IN(gpa0-2, DOWN, FAST_SR1); + PIN_IN(gpa0-3, NONE, FAST_SR1); + PIN_IN(gpa0-4, NONE, FAST_SR1); + PIN_IN(gpa0-5, DOWN, FAST_SR1); + PIN_IN(gpa0-6, NONE, FAST_SR1); + PIN_IN(gpa0-7, NONE, FAST_SR1); + + PIN_IN(gpa1-0, UP, FAST_SR1); + PIN_IN(gpa1-1, UP, FAST_SR1); + PIN_IN(gpa1-2, NONE, FAST_SR1); + PIN_IN(gpa1-3, DOWN, FAST_SR1); + PIN_IN(gpa1-4, DOWN, FAST_SR1); + PIN_IN(gpa1-5, NONE, FAST_SR1); + PIN_IN(gpa1-6, NONE, FAST_SR1); + PIN_IN(gpa1-7, NONE, FAST_SR1); + + PIN_IN(gpa2-0, NONE, FAST_SR1); + PIN_IN(gpa2-1, NONE, FAST_SR1); + PIN_IN(gpa2-2, NONE, FAST_SR1); + PIN_IN(gpa2-3, DOWN, FAST_SR1); + PIN_IN(gpa2-4, NONE, FAST_SR1); + PIN_IN(gpa2-5, DOWN, FAST_SR1); + PIN_IN(gpa2-6, DOWN, FAST_SR1); + PIN_IN(gpa2-7, NONE, FAST_SR1); + + PIN_IN(gpa3-0, DOWN, FAST_SR1); + PIN_IN(gpa3-1, DOWN, FAST_SR1); + PIN_IN(gpa3-2, NONE, FAST_SR1); + PIN_IN(gpa3-3, DOWN, FAST_SR1); + PIN_IN(gpa3-4, NONE, FAST_SR1); + PIN_IN(gpa3-5, DOWN, FAST_SR1); + PIN_IN(gpa3-6, DOWN, FAST_SR1); + PIN_IN(gpa3-7, DOWN, FAST_SR1); + + PIN_IN(gpf1-0, NONE, FAST_SR1); + PIN_IN(gpf1-1, NONE, FAST_SR1); + PIN_IN(gpf1-2, DOWN, FAST_SR1); + PIN_IN(gpf1-4, UP, FAST_SR1); + PIN_OT(gpf1-5, NONE, FAST_SR1); + PIN_IN(gpf1-6, DOWN, FAST_SR1); + PIN_IN(gpf1-7, DOWN, FAST_SR1); + + PIN_IN(gpf2-0, DOWN, FAST_SR1); + PIN_IN(gpf2-1, DOWN, FAST_SR1); + PIN_IN(gpf2-2, DOWN, FAST_SR1); + PIN_IN(gpf2-3, DOWN, FAST_SR1); + + PIN_IN(gpf3-0, DOWN, FAST_SR1); + PIN_IN(gpf3-1, DOWN, FAST_SR1); + PIN_IN(gpf3-2, NONE, FAST_SR1); + PIN_IN(gpf3-3, DOWN, FAST_SR1); + + PIN_IN(gpf4-0, DOWN, FAST_SR1); + PIN_IN(gpf4-1, DOWN, FAST_SR1); + PIN_IN(gpf4-2, DOWN, FAST_SR1); + PIN_IN(gpf4-3, DOWN, FAST_SR1); + PIN_IN(gpf4-4, DOWN, FAST_SR1); + PIN_IN(gpf4-5, DOWN, FAST_SR1); + PIN_IN(gpf4-6, DOWN, FAST_SR1); + PIN_IN(gpf4-7, DOWN, FAST_SR1); + + PIN_IN(gpf5-0, DOWN, FAST_SR1); + PIN_IN(gpf5-1, DOWN, FAST_SR1); + PIN_IN(gpf5-2, DOWN, FAST_SR1); + PIN_IN(gpf5-3, DOWN, FAST_SR1); + PIN_OT(gpf5-4, NONE, FAST_SR1); + PIN_IN(gpf5-5, DOWN, FAST_SR1); + PIN_IN(gpf5-6, DOWN, FAST_SR1); + PIN_IN(gpf5-7, DOWN, FAST_SR1); }; =20 - te_irq: te-irq { + te_irq: te-irq-pins { samsung,pins =3D "gpf1-3"; samsung,pin-function =3D <0xf>; }; @@ -1095,8 +1095,8 @@ &pinctrl_cpif { pinctrl-0 =3D <&initial_cpif>; =20 initial_cpif: initial-state { - PIN(INPUT, gpv6-0, DOWN, FAST_SR1); - PIN(INPUT, gpv6-1, DOWN, FAST_SR1); + PIN_IN(gpv6-0, DOWN, FAST_SR1); + PIN_IN(gpv6-1, DOWN, FAST_SR1); }; }; =20 @@ -1104,13 +1104,16 @@ &pinctrl_ese { pinctrl-names =3D "default"; pinctrl-0 =3D <&initial_ese>; =20 - pcie_wlanen: pcie-wlanen { - PIN(INPUT, gpj2-0, UP, FAST_SR4); + pcie_wlanen: pcie-wlanen-pins { + samsung,pins =3D "gpj2-0"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; }; =20 initial_ese: initial-state { - PIN(INPUT, gpj2-1, DOWN, FAST_SR1); - PIN(INPUT, gpj2-2, DOWN, FAST_SR1); + PIN_IN(gpj2-1, DOWN, FAST_SR1); + PIN_IN(gpj2-2, DOWN, FAST_SR1); }; }; =20 @@ -1119,11 +1122,11 @@ &pinctrl_fsys { pinctrl-0 =3D <&initial_fsys>; =20 initial_fsys: initial-state { - PIN(INPUT, gpr3-0, NONE, FAST_SR1); - PIN(INPUT, gpr3-1, DOWN, FAST_SR1); - PIN(INPUT, gpr3-2, DOWN, FAST_SR1); - PIN(INPUT, gpr3-3, DOWN, FAST_SR1); - PIN(INPUT, gpr3-7, NONE, FAST_SR1); + PIN_IN(gpr3-0, NONE, FAST_SR1); + PIN_IN(gpr3-1, DOWN, FAST_SR1); + PIN_IN(gpr3-2, DOWN, FAST_SR1); + PIN_IN(gpr3-3, DOWN, FAST_SR1); + PIN_IN(gpr3-7, NONE, FAST_SR1); }; }; =20 @@ -1132,14 +1135,14 @@ &pinctrl_imem { pinctrl-0 =3D <&initial_imem>; =20 initial_imem: initial-state { - PIN(INPUT, gpf0-0, UP, FAST_SR1); - PIN(INPUT, gpf0-1, UP, FAST_SR1); - PIN(INPUT, gpf0-2, DOWN, FAST_SR1); - PIN(INPUT, gpf0-3, UP, FAST_SR1); - PIN(INPUT, gpf0-4, DOWN, FAST_SR1); - PIN(INPUT, gpf0-5, NONE, FAST_SR1); - PIN(INPUT, gpf0-6, DOWN, FAST_SR1); - PIN(INPUT, gpf0-7, UP, FAST_SR1); + PIN_IN(gpf0-0, UP, FAST_SR1); + PIN_IN(gpf0-1, UP, FAST_SR1); + PIN_IN(gpf0-2, DOWN, FAST_SR1); + PIN_IN(gpf0-3, UP, FAST_SR1); + PIN_IN(gpf0-4, DOWN, FAST_SR1); + PIN_IN(gpf0-5, NONE, FAST_SR1); + PIN_IN(gpf0-6, DOWN, FAST_SR1); + PIN_IN(gpf0-7, UP, FAST_SR1); }; }; =20 @@ -1148,7 +1151,7 @@ &pinctrl_nfc { pinctrl-0 =3D <&initial_nfc>; =20 initial_nfc: initial-state { - PIN(INPUT, gpj0-2, DOWN, FAST_SR1); + PIN_IN(gpj0-2, DOWN, FAST_SR1); }; }; =20 @@ -1157,53 +1160,53 @@ &pinctrl_peric { pinctrl-0 =3D <&initial_peric>; =20 initial_peric: initial-state { - PIN(INPUT, gpv7-0, DOWN, FAST_SR1); - PIN(INPUT, gpv7-1, DOWN, FAST_SR1); - PIN(INPUT, gpv7-2, NONE, FAST_SR1); - PIN(INPUT, gpv7-3, DOWN, FAST_SR1); - PIN(INPUT, gpv7-4, DOWN, FAST_SR1); - PIN(INPUT, gpv7-5, DOWN, FAST_SR1); + PIN_IN(gpv7-0, DOWN, FAST_SR1); + PIN_IN(gpv7-1, DOWN, FAST_SR1); + PIN_IN(gpv7-2, NONE, FAST_SR1); + PIN_IN(gpv7-3, DOWN, FAST_SR1); + PIN_IN(gpv7-4, DOWN, FAST_SR1); + PIN_IN(gpv7-5, DOWN, FAST_SR1); =20 - PIN(INPUT, gpb0-4, DOWN, FAST_SR1); + PIN_IN(gpb0-4, DOWN, FAST_SR1); =20 - PIN(INPUT, gpc0-2, DOWN, FAST_SR1); - PIN(INPUT, gpc0-5, DOWN, FAST_SR1); - PIN(INPUT, gpc0-7, DOWN, FAST_SR1); + PIN_IN(gpc0-2, DOWN, FAST_SR1); + PIN_IN(gpc0-5, DOWN, FAST_SR1); + PIN_IN(gpc0-7, DOWN, FAST_SR1); =20 - PIN(INPUT, gpc1-1, DOWN, FAST_SR1); + PIN_IN(gpc1-1, DOWN, FAST_SR1); =20 - PIN(INPUT, gpc3-4, NONE, FAST_SR1); - PIN(INPUT, gpc3-5, NONE, FAST_SR1); - PIN(INPUT, gpc3-6, NONE, FAST_SR1); - PIN(INPUT, gpc3-7, NONE, FAST_SR1); + PIN_IN(gpc3-4, NONE, FAST_SR1); + PIN_IN(gpc3-5, NONE, FAST_SR1); + PIN_IN(gpc3-6, NONE, FAST_SR1); + PIN_IN(gpc3-7, NONE, FAST_SR1); =20 - PIN(OUTPUT, gpg0-0, NONE, FAST_SR1); - PIN(2, gpg0-1, DOWN, FAST_SR1); + PIN_OT(gpg0-0, NONE, FAST_SR1); + PIN_F2(gpg0-1, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd2-5, DOWN, FAST_SR1); + PIN_IN(gpd2-5, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd4-0, NONE, FAST_SR1); - PIN(INPUT, gpd4-1, DOWN, FAST_SR1); - PIN(INPUT, gpd4-2, DOWN, FAST_SR1); - PIN(INPUT, gpd4-3, DOWN, FAST_SR1); - PIN(INPUT, gpd4-4, DOWN, FAST_SR1); + PIN_IN(gpd4-0, NONE, FAST_SR1); + PIN_IN(gpd4-1, DOWN, FAST_SR1); + PIN_IN(gpd4-2, DOWN, FAST_SR1); + PIN_IN(gpd4-3, DOWN, FAST_SR1); + PIN_IN(gpd4-4, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd6-3, DOWN, FAST_SR1); + PIN_IN(gpd6-3, DOWN, FAST_SR1); =20 - PIN(INPUT, gpd8-1, UP, FAST_SR1); + PIN_IN(gpd8-1, UP, FAST_SR1); =20 - PIN(INPUT, gpg1-0, DOWN, FAST_SR1); - PIN(INPUT, gpg1-1, DOWN, FAST_SR1); - PIN(INPUT, gpg1-2, DOWN, FAST_SR1); - PIN(INPUT, gpg1-3, DOWN, FAST_SR1); - PIN(INPUT, gpg1-4, DOWN, FAST_SR1); + PIN_IN(gpg1-0, DOWN, FAST_SR1); + PIN_IN(gpg1-1, DOWN, FAST_SR1); + PIN_IN(gpg1-2, DOWN, FAST_SR1); + PIN_IN(gpg1-3, DOWN, FAST_SR1); + PIN_IN(gpg1-4, DOWN, FAST_SR1); =20 - PIN(INPUT, gpg2-0, DOWN, FAST_SR1); - PIN(INPUT, gpg2-1, DOWN, FAST_SR1); + PIN_IN(gpg2-0, DOWN, FAST_SR1); + PIN_IN(gpg2-1, DOWN, FAST_SR1); =20 - PIN(INPUT, gpg3-0, DOWN, FAST_SR1); - PIN(INPUT, gpg3-1, DOWN, FAST_SR1); - PIN(INPUT, gpg3-5, DOWN, FAST_SR1); + PIN_IN(gpg3-0, DOWN, FAST_SR1); + PIN_IN(gpg3-1, DOWN, FAST_SR1); + PIN_IN(gpg3-5, DOWN, FAST_SR1); }; }; =20 @@ -1212,7 +1215,7 @@ &pinctrl_touch { pinctrl-0 =3D <&initial_touch>; =20 initial_touch: initial-state { - PIN(INPUT, gpj1-2, DOWN, FAST_SR1); + PIN_IN(gpj1-2, DOWN, FAST_SR1); }; }; =20 --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C87CEC433FE for ; Fri, 31 Dec 2021 16:23:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229787AbhLaQXP (ORCPT ); Fri, 31 Dec 2021 11:23:15 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:47044 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229531AbhLaQXO (ORCPT ); Fri, 31 Dec 2021 11:23:14 -0500 Received: from mail-lf1-f71.google.com (mail-lf1-f71.google.com [209.85.167.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 9ACED3F17B for ; Fri, 31 Dec 2021 16:23:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967793; bh=9/FAL4YrZTXlW9fgiaBeCDiOFkBOhv7W3L4j/PKsLJM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Rx0bPgK/AWh2vKVHbSboIxTDD+VS1jkr0yJFWNQiWNXl1SW5h8xW+pErHawyxodn2 nkbThGpXS5f8UxHTlDfNA3jeCo/qaC6TJ7vKWrBUw75UBTyRrtkpTi8gENIq79G4zt qntr43yOPF5OoMkF93Ehqrjubdly8n3JP0D1JeEKcJeQDHKGkmMsTokfF0CViSQnXq p8f+7WztZSDiWJHnNFYSNzgXZrCfH9mRpNuslcmjnhN9EAmObYyI/JF8wx5045Xo0k cUK1Vx7Genx2dsfxfAjkOsbEfbjfXe/L4YUBiYmlb4eaVo5pTaer03Ifjb7V8f2CA4 uENtCrRhyBcvg== Received: by mail-lf1-f71.google.com with SMTP id k25-20020a056512331900b004259a8d8090so5258232lfe.12 for ; Fri, 31 Dec 2021 08:23:13 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=9/FAL4YrZTXlW9fgiaBeCDiOFkBOhv7W3L4j/PKsLJM=; b=1h8LlWlK6z0lhFlTURIpUsAM/R0/P+wi6/kXUNFBRd4FVOndQfgRXfRS/UguT2Aqmo LK9gSMRaLE4hlGI3AY8degUHbJAAsLZWjhSPtRIm2PVDiXI5rvbSC+x77TWkTcSlJR6w ffwJq4eh17NG74MIXaGhqej8r691vloQwLB8/It20z9dNTkWLQUW8fw5WjBheEbei9Qx ULaBrrlSi6vDtVqkl9qyHmxWiA3GV2DTRnetJ+6aPwD9V9yWksH1ZWC/zG7Obe25FSZD dCCPisggtKsbfaK5hAREKZpYaftOGjm2e+9McUchsbd86ZMOxKpbCvPTH7XexDsTsKU5 kghw== X-Gm-Message-State: AOAM532tEVrEvZ+v3xZtSSkZRN4Iq8i+PP3NQ9bMIl1pB2X2b52Zz2CN 34fDeL8A9ui2mgoYoMpeu2i9cvaJ1xpsNW1GOJMV/EIo/8fEygeSiR7vz7dQ6QZRROHSojrWYYq zKvzgkfqrNxpwUqTu4joLyb82BDkG7YIbHsNlu34Dyw== X-Received: by 2002:a05:6512:3093:: with SMTP id z19mr23663011lfd.670.1640967792761; Fri, 31 Dec 2021 08:23:12 -0800 (PST) X-Google-Smtp-Source: ABdhPJxPG4o7lDbVfo9tR6YVH9rdf8mWLsQPxok/fDZ7VidNWPk5mFksq24XR4HXOHRsjXS/xIJRxQ== X-Received: by 2002:a05:6512:3093:: with SMTP id z19mr23662998lfd.670.1640967792512; Fri, 31 Dec 2021 08:23:12 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:12 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 18/24] arm64: dts: exynos: align pinctrl with dtschema in Exynos7 Date: Fri, 31 Dec 2021 17:23:03 +0100 Message-Id: <20211231162309.257587-1-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynos7-espresso.dts | 6 +- .../boot/dts/exynos/exynos7-pinctrl.dtsi | 176 +++++++++--------- 2 files changed, 91 insertions(+), 91 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos7-espresso.dts b/arch/arm64/b= oot/dts/exynos/exynos7-espresso.dts index 125c03f351d9..2826bafade8a 100644 --- a/arch/arm64/boot/dts/exynos/exynos7-espresso.dts +++ b/arch/arm64/boot/dts/exynos/exynos7-espresso.dts @@ -354,7 +354,7 @@ buck10_reg: BUCK10 { }; =20 &pinctrl_alive { - pmic_irq: pmic-irq { + pmic_irq: pmic-irq-pins { samsung,pins =3D "gpa0-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; @@ -393,14 +393,14 @@ &mmc_2 { }; =20 &pinctrl_bus1 { - usb30_vbus_en: usb30-vbus-en { + usb30_vbus_en: usb30-vbus-en-pins { samsung,pins =3D "gph1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - usb3drd_boost_en: usb3drd-boost-en { + usb3drd_boost_en: usb3drd-boost-en-pins { samsung,pins =3D "gpf4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm64/boot/dts/exynos/exynos7-pinctrl.dtsi b/arch/arm64/b= oot/dts/exynos/exynos7-pinctrl.dtsi index 472dd649aa7e..be9b971f3697 100644 --- a/arch/arm64/boot/dts/exynos/exynos7-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos7-pinctrl.dtsi @@ -12,7 +12,7 @@ #include =20 &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -29,7 +29,7 @@ gpa0: gpa0 { ; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -46,7 +46,7 @@ gpa1: gpa1 { ; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -54,7 +54,7 @@ gpa2: gpa2 { #interrupt-cells =3D <2>; }; =20 - gpa3: gpa3 { + gpa3: gpa3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -64,7 +64,7 @@ gpa3: gpa3 { }; =20 &pinctrl_bus0 { - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -72,7 +72,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -80,7 +80,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -88,7 +88,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpc2: gpc2 { + gpc2: gpc2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -96,7 +96,7 @@ gpc2: gpc2 { #interrupt-cells =3D <2>; }; =20 - gpc3: gpc3 { + gpc3: gpc3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -104,7 +104,7 @@ gpc3: gpc3 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -112,7 +112,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -120,7 +120,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpd2: gpd2 { + gpd2: gpd2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -128,7 +128,7 @@ gpd2: gpd2 { #interrupt-cells =3D <2>; }; =20 - gpd4: gpd4 { + gpd4: gpd4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -136,7 +136,7 @@ gpd4: gpd4 { #interrupt-cells =3D <2>; }; =20 - gpd5: gpd5 { + gpd5: gpd5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -144,7 +144,7 @@ gpd5: gpd5 { #interrupt-cells =3D <2>; }; =20 - gpd6: gpd6 { + gpd6: gpd6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -152,7 +152,7 @@ gpd6: gpd6 { #interrupt-cells =3D <2>; }; =20 - gpd7: gpd7 { + gpd7: gpd7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -160,7 +160,7 @@ gpd7: gpd7 { #interrupt-cells =3D <2>; }; =20 - gpd8: gpd8 { + gpd8: gpd8-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -168,7 +168,7 @@ gpd8: gpd8 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -176,7 +176,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -184,161 +184,161 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - hs_i2c10_bus: hs-i2c10-bus { + hs_i2c10_bus: hs-i2c10-bus-pins { samsung,pins =3D "gpb0-1", "gpb0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c11_bus: hs-i2c11-bus { + hs_i2c11_bus: hs-i2c11-bus-pins { samsung,pins =3D "gpb0-3", "gpb0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c2_bus: hs-i2c2-bus { + hs_i2c2_bus: hs-i2c2-bus-pins { samsung,pins =3D "gpd0-3", "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpd0-2", "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpd1-4", "gpd1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c3_bus: hs-i2c3-bus { + hs_i2c3_bus: hs-i2c3-bus-pins { samsung,pins =3D "gpd1-3", "gpd1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c0_bus: hs-i2c0-bus { + hs_i2c0_bus: hs-i2c0-bus-pins { samsung,pins =3D "gpd2-1", "gpd2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c1_bus: hs-i2c1-bus { + hs_i2c1_bus: hs-i2c1-bus-pins { samsung,pins =3D "gpd2-3", "gpd2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c9_bus: hs-i2c9-bus { + hs_i2c9_bus: hs-i2c9-bus-pins { samsung,pins =3D "gpd2-7", "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c8_bus: hs-i2c8-bus { + hs_i2c8_bus: hs-i2c8-bus-pins { samsung,pins =3D "gpd5-3", "gpd5-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpd5-0", "gpd5-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpd5-0", "gpd5-1", "gpd5-2", "gpd5-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpd6-2", "gpd6-3", "gpd6-4", "gpd6-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpd8-0", "gpd8-1", "gpd6-0", "gpd6-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c4_bus: hs-i2c4-bus { + hs_i2c4_bus: hs-i2c4-bus-pins { samsung,pins =3D "gpg3-1", "gpg3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - hs_i2c5_bus: hs-i2c5-bus { + hs_i2c5_bus: hs-i2c5-bus-pins { samsung,pins =3D "gpg3-3", "gpg3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -347,7 +347,7 @@ hs_i2c5_bus: hs-i2c5-bus { }; =20 &pinctrl_nfc { - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -355,7 +355,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - hs_i2c6_bus: hs-i2c6-bus { + hs_i2c6_bus: hs-i2c6-bus-pins { samsung,pins =3D "gpj0-1", "gpj0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -364,7 +364,7 @@ hs_i2c6_bus: hs-i2c6-bus { }; =20 &pinctrl_touch { - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -372,7 +372,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - hs_i2c7_bus: hs-i2c7-bus { + hs_i2c7_bus: hs-i2c7-bus-pins { samsung,pins =3D "gpj1-1", "gpj1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -381,7 +381,7 @@ hs_i2c7_bus: hs-i2c7-bus { }; =20 &pinctrl_ff { - gpg4: gpg4 { + gpg4: gpg4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -389,7 +389,7 @@ gpg4: gpg4 { #interrupt-cells =3D <2>; }; =20 - spi3_bus: spi3-bus { + spi3_bus: spi3-bus-pins { samsung,pins =3D "gpg4-0", "gpg4-1", "gpg4-2", "gpg4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -398,7 +398,7 @@ spi3_bus: spi3-bus { }; =20 &pinctrl_ese { - gpv7: gpv7 { + gpv7: gpv7-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -406,7 +406,7 @@ gpv7: gpv7 { #interrupt-cells =3D <2>; }; =20 - spi4_bus: spi4-bus { + spi4_bus: spi4-bus-pins { samsung,pins =3D "gpv7-0", "gpv7-1", "gpv7-2", "gpv7-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -415,7 +415,7 @@ spi4_bus: spi4-bus { }; =20 &pinctrl_fsys0 { - gpr4: gpr4 { + gpr4: gpr4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -423,35 +423,35 @@ gpr4: gpr4 { #interrupt-cells =3D <2>; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpr4-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpr4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpr4-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpr4-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpr4-4", "gpr4-5", "gpr4-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -460,7 +460,7 @@ sd2_bus4: sd2-bus-width4 { }; =20 &pinctrl_fsys1 { - gpr0: gpr0 { + gpr0: gpr0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -468,7 +468,7 @@ gpr0: gpr0 { #interrupt-cells =3D <2>; }; =20 - gpr1: gpr1 { + gpr1: gpr1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -476,7 +476,7 @@ gpr1: gpr1 { #interrupt-cells =3D <2>; }; =20 - gpr2: gpr2 { + gpr2: gpr2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -484,7 +484,7 @@ gpr2: gpr2 { #interrupt-cells =3D <2>; }; =20 - gpr3: gpr3 { + gpr3: gpr3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -492,105 +492,105 @@ gpr3: gpr3 { #interrupt-cells =3D <2>; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpr0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpr0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_ds: sd0-ds { + sd0_ds: sd0-ds-pins { samsung,pins =3D "gpr0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_qrdy: sd0-qrdy { + sd0_qrdy: sd0-qrdy-pins { samsung,pins =3D "gpr0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpr1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpr1-1", "gpr1-2", "gpr1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpr1-4", "gpr1-5", "gpr1-6", "gpr1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpr2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpr2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_ds: sd1-ds { + sd1_ds: sd1-ds-pins { samsung,pins =3D "gpr2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_qrdy: sd1-qrdy { + sd1_qrdy: sd1-qrdy-pins { samsung,pins =3D "gpr2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_int: sd1-int { + sd1_int: sd1-int-pins { samsung,pins =3D "gpr2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpr3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpr3-1", "gpr3-2", "gpr3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus8: sd1-bus-width8 { + sd1_bus8: sd1-bus-width8-pins { samsung,pins =3D "gpr3-4", "gpr3-5", "gpr3-6", "gpr3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -599,7 +599,7 @@ sd1_bus8: sd1-bus-width8 { }; =20 &pinctrl_bus1 { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -607,7 +607,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -615,7 +615,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -623,7 +623,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -631,7 +631,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpf4: gpf4 { + gpf4: gpf4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -639,7 +639,7 @@ gpf4: gpf4 { #interrupt-cells =3D <2>; }; =20 - gpf5: gpf5 { + gpf5: gpf5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -647,7 +647,7 @@ gpf5: gpf5 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -655,7 +655,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -663,7 +663,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -671,7 +671,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gpv6: gpv6 { + gpv6: gpv6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -679,21 +679,21 @@ gpv6: gpv6 { #interrupt-cells =3D <2>; }; =20 - spi5_bus: spi5-bus { + spi5_bus: spi5-bus-pins { samsung,pins =3D "gpf2-0", "gpf2-1", "gpf2-2", "gpf2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ufs_refclk_out: ufs-refclk-out { + ufs_refclk_out: ufs-refclk-out-pins { samsung,pins =3D "gpg2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ufs_rst_n: ufs-rst-n { + ufs_rst_n: ufs-rst-n-pins { samsung,pins =3D "gph1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 930DEC433EF for ; Fri, 31 Dec 2021 16:23:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229551AbhLaQXS (ORCPT ); Fri, 31 Dec 2021 11:23:18 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:47084 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229727AbhLaQXQ (ORCPT ); Fri, 31 Dec 2021 11:23:16 -0500 Received: from mail-lf1-f71.google.com (mail-lf1-f71.google.com [209.85.167.71]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id CC6864000D for ; Fri, 31 Dec 2021 16:23:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967794; bh=TYQDhufvF3dxxVaXqhrn9x3yXNTguVKeSUg6CF/Pu1A=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ZGM0VUoODkTjCRmr84VxQxB3LHEhK6wFA+McTAnRsWfkvaSHTYTqIgr5TvMDuaLyL xNW3rfF6Rz0WjABWijYxv8EsPUZlBj9N8zMBSxaRC+wp+atysVohfOs1+gsITHfELw SJOOSYCP2JXCbdlnnhn/vTgFGA6GJvEJ8eqDJd+cvEOqNFefRx05LO+tcgskCXdGtw VCkNA8Kz1JUmc9ABGOZcMHwrTsxItz7GcwedQpX5r9t8/4ePO+ZQmF4teKnblxHdTz P1M4y3El1Dhf3f+jjf68Ftf95Wn7gxpRFFu0dnpxpoXVH6j32idnn940xayT7nM9QR n0m/rxu5wu9QQ== Received: by mail-lf1-f71.google.com with SMTP id b5-20020a196445000000b0042659f2a17cso4278717lfj.23 for ; Fri, 31 Dec 2021 08:23:14 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=TYQDhufvF3dxxVaXqhrn9x3yXNTguVKeSUg6CF/Pu1A=; b=e+a4uNCboIC2ZnwJXC79MvveOso6zjVSk1Zj3GcjxF9Tp7q1PJNQa9BYNQhLZugIo6 SvuPZGAPdGdAqQKF3rKMyH1etY2IF84Rsp1RIiwRHUFP9p+SJ9KcyQ5cRQiHtKWoYDCO el8pym+Su5nOlDJEia7KK/l/PHAfKgHrLkqzUYbqptbudzFA5nWt426gCqM0t8C/sR8I xjfWvch3VBPe0dN4MMYwuq9/1FNGfRn2gKmKMTr7aR87wI8PZbH1CJDKncrzOlBNShJ/ HbAJ2rUJpicfiRXUP4UdrX4z6plUvLcsxicvP0qYqeoKAzruDMl+39abRkq2zbUt00fD mxXw== X-Gm-Message-State: AOAM531VOhmMOVlDvidmLjw8ZE0RCK9KtVAdKkkO8gKdlW7YxLC4a6d6 ID/GDLT6U7I3Tn3haewZlZrei02DnVidXCylGcvZugQiHP8v1De3ROuu94Z/kTkEL9c/ljitiFi BdIILbUlysrqqgS2bvhARdSte4KMw9wAaq0Oeq/BmAQ== X-Received: by 2002:ac2:5308:: with SMTP id c8mr15709060lfh.346.1640967793969; Fri, 31 Dec 2021 08:23:13 -0800 (PST) X-Google-Smtp-Source: ABdhPJyfI68aZyORD7ymPiMxjgDgLNurfNGeqb1R1idIOEPZ03VOY//QW61m1jBTSOjmJ3F/SnpnCQ== X-Received: by 2002:ac2:5308:: with SMTP id c8mr15709039lfh.346.1640967793786; Fri, 31 Dec 2021 08:23:13 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:13 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 19/24] arm64: dts: exynos: align pinctrl with dtschema in Exynos850 Date: Fri, 31 Dec 2021 17:23:04 +0100 Message-Id: <20211231162309.257587-2-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynos850-pinctrl.dtsi | 52 +++++++++---------- 1 file changed, 26 insertions(+), 26 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynos850-pinctrl.dtsi b/arch/arm64= /boot/dts/exynos/exynos850-pinctrl.dtsi index f576b29c9b16..a71acf358d2d 100644 --- a/arch/arm64/boot/dts/exynos/exynos850-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynos850-pinctrl.dtsi @@ -13,7 +13,7 @@ #include =20 &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -30,7 +30,7 @@ gpa0: gpa0 { ; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -47,7 +47,7 @@ gpa1: gpa1 { ; }; =20 - gpa2: gpa2 { + gpa2: gpa2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -64,7 +64,7 @@ gpa2: gpa2 { ; }; =20 - gpa3: gpa3 { + gpa3: gpa3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -81,7 +81,7 @@ gpa3: gpa3 { ; }; =20 - gpa4: gpa4 { + gpa4: gpa4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -94,7 +94,7 @@ gpa4: gpa4 { ; }; =20 - gpq0: gpq0 { + gpq0: gpq0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -134,7 +134,7 @@ uart1_pins: uart1-pins { }; =20 &pinctrl_cmgp { - gpm0: gpm0 { + gpm0: gpm0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -144,7 +144,7 @@ gpm0: gpm0 { interrupts =3D ; }; =20 - gpm1: gpm1 { + gpm1: gpm1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -154,7 +154,7 @@ gpm1: gpm1 { interrupts =3D ; }; =20 - gpm2: gpm2 { + gpm2: gpm2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -164,7 +164,7 @@ gpm2: gpm2 { interrupts =3D ; }; =20 - gpm3: gpm3 { + gpm3: gpm3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -174,7 +174,7 @@ gpm3: gpm3 { interrupts =3D ; }; =20 - gpm4: gpm4 { + gpm4: gpm4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -184,7 +184,7 @@ gpm4: gpm4 { interrupts =3D ; }; =20 - gpm5: gpm5 { + gpm5: gpm5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -256,7 +256,7 @@ spi2_pins: spi2-pins { }; =20 &pinctrl_aud { - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -264,7 +264,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -322,7 +322,7 @@ aud_fm_idle_pins: aud-fm-idle-pins { }; =20 &pinctrl_hsi { - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -367,7 +367,7 @@ sd2_pdn_pins: sd2-pdn-pins { }; =20 &pinctrl_core { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -375,7 +375,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -434,7 +434,7 @@ sd0_bus8_pins: sd0-bus8-pins { }; =20 &pinctrl_peri { - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -442,7 +442,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -450,7 +450,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -458,7 +458,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -466,7 +466,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -474,7 +474,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -482,14 +482,14 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - gpp0: gpp0 { + gpp0: gpp0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 interrupt-controller; #interrupt-cells =3D <2>; }; - gpp1: gpp1 { + gpp1: gpp1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -497,7 +497,7 @@ gpp1: gpp1 { #interrupt-cells =3D <2>; }; =20 - gpp2: gpp2 { + gpp2: gpp2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id A2B06C433F5 for ; Fri, 31 Dec 2021 16:23:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231476AbhLaQXZ (ORCPT ); Fri, 31 Dec 2021 11:23:25 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55418 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229936AbhLaQXS (ORCPT ); Fri, 31 Dec 2021 11:23:18 -0500 Received: from mail-lj1-f197.google.com (mail-lj1-f197.google.com [209.85.208.197]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 1ABA4407AE for ; Fri, 31 Dec 2021 16:23:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967797; bh=Qlnwbd6fk1GAVHv44UFEkb4MIEQM8+1pdzBh/ez3KZQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=hdxP4MH7sOMuslFVvcCANRXAtIy3wgYGMpQ4D1L/NVSAMwBpz0sYNSVU1l4t16ffE DdhGLxlL6rzlzr1RDh/2JOrs5id4Ucee9aWpmcq2ORS7/C8rEdr5OdZJRCnRoMIRvi qaKEQj6iciZGTzOSBbBbpBG9CbN3lAYnVyWpDRm2TiGwSYrVG6kUDIcJawukizkulW P3QI/GJrlI66lxFvG4NuwdT66dmgPPnIM2Kk6M+lz+ihVfIOa6jo8rrvOc9n1MY9N/ usUobiIymsCe5n8/wNTIowxKAtNsOV18EA1gjR0UZqdCJsKGB6Tnl7gEsam2frQ8/Z 0vB4k8tjxF3bA== Received: by mail-lj1-f197.google.com with SMTP id g20-20020a2eb5d4000000b0022e0a6d890dso2559321ljn.15 for ; Fri, 31 Dec 2021 08:23:17 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Qlnwbd6fk1GAVHv44UFEkb4MIEQM8+1pdzBh/ez3KZQ=; b=nnzXMFIvWvOWmqrzNHLli/vuhiQvCdBZPP4oT5Z8U7qjmTe/K4QaYtAzBMyBn0N4JJ 366geChtZcchyakf/HiwUlzfBKqmraO5oeuvwED0O/kql9vFLt/FTjhAcz7ZilDV3oag SvneJMOfEb+d/gOd1mV5JS1rqLaLlmDt0ioYw7ngTvvm0re0BpIsSVA1CvNMSP/0xW7N oV0HpZqnlsH3k1qIyMRV/BkMGsx/eObhoo1b8XN3MD/nEAZqheeUREESSYPUIMYzh8sd KeXUpwThLEmLYx2mEItH1aYXZVvHY5qn+Geu2iB4od1C5PMtdOnId4WVt1N9VKSvZr4c 9bTg== X-Gm-Message-State: AOAM533TMEacYQrRDzF0wQTNV+n5Sxx3Yvyler1JLfwkTawtuGSTvzt1 NA/A55sfX3EVD/XKEgfljhwmPCp678syarPHXGBKhBXUCQHb5lXfTGGGF+mzRNUkzbSCTAfVi6d 3qbS+uWb1UGJfAEvrQqJ1JEKDY+4GmRQEKWUXzme7Sg== X-Received: by 2002:a05:6512:1148:: with SMTP id m8mr31613309lfg.456.1640967795684; Fri, 31 Dec 2021 08:23:15 -0800 (PST) X-Google-Smtp-Source: ABdhPJyadLEVC0B3YJK3cfaEc3hDx1hxcfnoJYeS8hebYv7Pc5ZqEsWb8cSfPT2e/lGlVzBM9dZ0gg== X-Received: by 2002:a05:6512:1148:: with SMTP id m8mr31613299lfg.456.1640967795485; Fri, 31 Dec 2021 08:23:15 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:14 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 20/24] arm64: dts: exynos: align pinctrl with dtschema in ExynosAutov9 Date: Fri, 31 Dec 2021 17:23:05 +0100 Message-Id: <20211231162309.257587-3-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- .../boot/dts/exynos/exynosautov9-pinctrl.dtsi | 50 +++++++++---------- 1 file changed, 25 insertions(+), 25 deletions(-) diff --git a/arch/arm64/boot/dts/exynos/exynosautov9-pinctrl.dtsi b/arch/ar= m64/boot/dts/exynos/exynosautov9-pinctrl.dtsi index 2407b03b5404..ef0349d1c3d0 100644 --- a/arch/arm64/boot/dts/exynos/exynosautov9-pinctrl.dtsi +++ b/arch/arm64/boot/dts/exynos/exynosautov9-pinctrl.dtsi @@ -11,7 +11,7 @@ #include =20 &pinctrl_alive { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; @@ -27,7 +27,7 @@ gpa0: gpa0 { ; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; @@ -47,7 +47,7 @@ dp1_hpd: dp1-hpd-pins { samsung,pin-function =3D ; }; =20 - gpq0: gpq0 { + gpq0: gpq0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -69,7 +69,7 @@ speedy1_bus: speedy1-bus-pins { }; =20 &pinctrl_aud { - gpb0: gpb0 { + gpb0: gpb0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -77,7 +77,7 @@ gpb0: gpb0 { #interrupt-cells =3D <2>; }; =20 - gpb1: gpb1 { + gpb1: gpb1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -85,7 +85,7 @@ gpb1: gpb1 { #interrupt-cells =3D <2>; }; =20 - gpb2: gpb2 { + gpb2: gpb2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -93,7 +93,7 @@ gpb2: gpb2 { #interrupt-cells =3D <2>; }; =20 - gpb3: gpb3 { + gpb3: gpb3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -199,7 +199,7 @@ aud_i2s6_idle: aaud-i2s6-idle-pins { }; =20 &pinctrl_fsys0 { - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -207,7 +207,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -355,7 +355,7 @@ pcie_perst5_in: pcie-perst5-in-pins { }; =20 &pinctrl_fsys1 { - gpf8: gpf8 { + gpf8: gpf8-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -393,7 +393,7 @@ sd2_bus4: sd2-bus-width4-pins { }; =20 &pinctrl_fsys2 { - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -401,7 +401,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -409,7 +409,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpf4: gpf4 { + gpf4: gpf4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -417,7 +417,7 @@ gpf4: gpf4 { #interrupt-cells =3D <2>; }; =20 - gpf5: gpf5 { + gpf5: gpf5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -425,7 +425,7 @@ gpf5: gpf5 { #interrupt-cells =3D <2>; }; =20 - gpf6: gpf6 { + gpf6: gpf6-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -499,7 +499,7 @@ eth1_pps_out: eth1-pps-out-pins { }; =20 &pinctrl_peric0 { - gpp0: gpp0 { + gpp0: gpp0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -507,7 +507,7 @@ gpp0: gpp0 { #interrupt-cells =3D <2>; }; =20 - gpp1: gpp1 { + gpp1: gpp1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -515,7 +515,7 @@ gpp1: gpp1 { #interrupt-cells =3D <2>; }; =20 - gpp2: gpp2 { + gpp2: gpp2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -523,7 +523,7 @@ gpp2: gpp2 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -833,7 +833,7 @@ uart5_bus_dual: uart5-bus-dual-pins { }; =20 &pinctrl_peric1 { - gpp3: gpp3 { + gpp3: gpp3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -841,7 +841,7 @@ gpp3: gpp3 { #interrupt-cells =3D <2>; }; =20 - gpp4: gpp4 { + gpp4: gpp4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -849,7 +849,7 @@ gpp4: gpp4 { #interrupt-cells =3D <2>; }; =20 - gpp5: gpp5 { + gpp5: gpp5-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -857,7 +857,7 @@ gpp5: gpp5 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -865,7 +865,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -873,7 +873,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5D5E4C433F5 for ; Fri, 31 Dec 2021 16:23:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231365AbhLaQXU (ORCPT ); Fri, 31 Dec 2021 11:23:20 -0500 Received: from smtp-relay-internal-0.canonical.com ([185.125.188.122]:55442 "EHLO smtp-relay-internal-0.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230039AbhLaQXS (ORCPT ); Fri, 31 Dec 2021 11:23:18 -0500 Received: from mail-lj1-f198.google.com (mail-lj1-f198.google.com [209.85.208.198]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id 7F2B03F32C for ; Fri, 31 Dec 2021 16:23:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967797; bh=3im6DR0tfQSvVQYJAITaAc2sEgTm9ctnw8/dFQunAY0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=BqvvZBUIZntOdC8Hs9/clCx5d+CV+D009PQlMPb/0ZIe2tzpQgFR9kVuoaSCNCh1K Uf0ZKtaycEpR8naCeD8dZ6F4hdC5w4CAUAws8K/LvUQoK+IklcVJZkpDuYJnuaUVzk UKWgXahcbxPyv+llsN4VhLkSFpS1JUwjKAMxumokEQuqoRa6xP8CtvfOQvl/wVbIOe Y0ABhp5ThQSkBhO8+IRTmUIY3iK6yMm474V4QFWG/g8JrlDWj4tGOUXkxineukZweF BKtGIJ43l1qs9/E8U82iGbBiySwT9MohtEhJivDn91PprWloIe/Lx4fXMu0ZJMuOgv 8X+lVr9TgpN4w== Received: by mail-lj1-f198.google.com with SMTP id 83-20020a2e0956000000b0022d68f4a68aso9474593ljj.12 for ; Fri, 31 Dec 2021 08:23:17 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=3im6DR0tfQSvVQYJAITaAc2sEgTm9ctnw8/dFQunAY0=; b=4Lci7Yz+EuZMSFgShkiYuttsAPAA8BocuNdZYmjPhNGax4CKlt2isbdYjER4lVV7I6 rKCw/9OjJvclbhpL7D8I87Lp9NAqburyIuEV/1BlLl8sjMOroRxpmKCtX0hluWSnyzBH tj6f9uhJSSb1hsdeqHpWM1uX7RuKuYmJnhoz4B4jr32W67aVj4+J7+WuaEuUlTIYe3H1 5T+X60bR6DM7NfFW4hpjgy0S5n0IKTGu2cycY2lgakOar5qIJItQU4QFTljIzigQG6pe ohTp/s7yzl7WCAgudChsnb/whYJwh0bJ8rryU4cGDmOIJGo3Tj57PN2XTWhAFqs8o3/Q 9jpg== X-Gm-Message-State: AOAM533H/HIHv5MfDB0vFjKR9XGSqAH6OetFTv4Igmi7tpqF+YRxT1kp 2wFPrOHb0XJdsvDFh35fHbsmPAxx9pwysgeWf/9DpoHSQQvOQ7bN9KX2GeFKJNUhUMF5oE2aoCz 0iVwMxZqQP7LZpRIT/GaMGQOPnia7qIblFP4WvtnQyA== X-Received: by 2002:a19:7b1d:: with SMTP id w29mr31770830lfc.674.1640967796942; Fri, 31 Dec 2021 08:23:16 -0800 (PST) X-Google-Smtp-Source: ABdhPJxIUkXHjrcu5gpNac2hXDPPeiFztS0xFjX8YiWCGDHTQhbtFj5U6pPah4eLrfq4TgUlFkWUWg== X-Received: by 2002:a19:7b1d:: with SMTP id w29mr31770814lfc.674.1640967796772; Fri, 31 Dec 2021 08:23:16 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:16 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 21/24] ARM: dts: s3c24xx: align pinctrl with dtschema Date: Fri, 31 Dec 2021 17:23:06 +0100 Message-Id: <20211231162309.257587-4-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s3c2416-pinctrl.dtsi | 60 +++++++++++++------------- 1 file changed, 30 insertions(+), 30 deletions(-) diff --git a/arch/arm/boot/dts/s3c2416-pinctrl.dtsi b/arch/arm/boot/dts/s3c= 2416-pinctrl.dtsi index 92439ee5d7de..20a7d72827c2 100644 --- a/arch/arm/boot/dts/s3c2416-pinctrl.dtsi +++ b/arch/arm/boot/dts/s3c2416-pinctrl.dtsi @@ -12,66 +12,66 @@ &pinctrl_0 { * Pin banks */ =20 - gpa: gpa { + gpa: gpa-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpc: gpc { + gpc: gpc-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpd: gpd { + gpd: gpd-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpe: gpe { + gpe: gpe-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpf: gpf { + gpf: gpf-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpg: gpg { + gpg: gpg-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gph: gph { + gph: gph-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpj: gpj { + gpj: gpj-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpk: gpk { + gpk: gpk-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpl: gpl { + gpl: gpl-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpm: gpm { + gpm: gpm-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; @@ -80,92 +80,92 @@ gpm: gpm { * Pin groups */ =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gph-0", "gph-1"; samsung,pin-function =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gph-8", "gph-9"; samsung,pin-function =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gph-2", "gph-3"; samsung,pin-function =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gph-10", "gph-11"; samsung,pin-function =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gph-4", "gph-5"; samsung,pin-function =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gph-6", "gph-7"; samsung,pin-function =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gph-6", "gph-7"; samsung,pin-function =3D ; }; =20 - extuart_clk: extuart-clk { + extuart_clk: extuart-clk-pins { samsung,pins =3D "gph-12"; samsung,pin-function =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpe-14", "gpe-15"; samsung,pin-function =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpe-11", "gpe-12", "gpe-13"; samsung,pin-function =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpe-5"; samsung,pin-function =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpe-6"; samsung,pin-function =3D ; }; =20 - sd0_bus1: sd0-bus1 { + sd0_bus1: sd0-bus1-pins { samsung,pins =3D "gpe-7"; samsung,pin-function =3D ; }; =20 - sd0_bus4: sd0-bus4 { + sd0_bus4: sd0-bus4-pins { samsung,pins =3D "gpe-8", "gpe-9", "gpe-10"; samsung,pin-function =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpl-8"; samsung,pin-function =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpl-9"; samsung,pin-function =3D ; }; =20 - sd1_bus1: sd1-bus1 { + sd1_bus1: sd1-bus1-pins { samsung,pins =3D "gpl-0"; samsung,pin-function =3D ; }; =20 - sd1_bus4: sd1-bus4 { + sd1_bus4: sd1-bus4-pins { samsung,pins =3D "gpl-1", "gpl-2", "gpl-3"; samsung,pin-function =3D ; }; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id B3CB1C433F5 for ; Fri, 31 Dec 2021 16:23:35 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231512AbhLaQXd (ORCPT ); Fri, 31 Dec 2021 11:23:33 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:47172 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231378AbhLaQXV (ORCPT ); Fri, 31 Dec 2021 11:23:21 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id 54BE13FFD0 for ; Fri, 31 Dec 2021 16:23:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967800; bh=Aysi1lffznSBV7a3FSdAWFRztsJckHNRLd9fRdz5dOY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=eiSBz0/cR0SsOLEEdliYqujpC7Qa1S/I109Xe7rVY2W1V3+/s552hSBKOWjH/Wvnj eQf3vrA4W11dxDTTtFKoPCGeMSUwTbM2JT74Z7+lRBtsD0eWhyES2obUstwpPiJwmV lcQZqvO+E8blrRA/EO6DrEpXZmM6k3kL887ZPNxxUIVx++fCQBn6y2L3HbpoJ6O0Pu ILaCcSDPGejR2Kf9bpOK2nfh2bkmuMMa+bsgFTNAZMd3FOp4ofzWTUrt+uw+W6gm/4 vSVu4pemm2tuwv8k5wjSp7K831nCQPAf8B85iNfducnXSUZWZx0B8oCJAFp7nkRiMv WuVPgpxhWaHEw== Received: by mail-lj1-f200.google.com with SMTP id a13-20020a05651c210d00b0022e1dc44d53so1405284ljq.17 for ; Fri, 31 Dec 2021 08:23:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Aysi1lffznSBV7a3FSdAWFRztsJckHNRLd9fRdz5dOY=; b=j7Qkzz3T8xynLRpRajz6k9NkKYDhKcsvFP+Rifh7x3S2CQXMEk75wiWkRqrjtTqWb9 Z8JE9Fv42bTuRAUfZ7meuf826pdhJKqwZTArpbztbJ+X9NQBHYc1Y9dNm18MiW2nq/Ka yeFBBGy9jAeLHE/uWRsNAKBWfb89oAWcCG+9imaB8nw/q1XrqGyVUOHUDokxWFCO7lsP Dycrpc0Xpq/XCkoSHk5dHrsXvPdM/bb6eRNfFwPuBlW5CA/qmw25O/31DsgGC4ed6yHV LGcsybIbfgeyee1+DqZMLI0iXLTVOCewKk12Lyu/yIAoJXAP27yKBM1FuFShKxgw9gHT KWZg== X-Gm-Message-State: AOAM530NXbDO4B8Qi6MlNrqUwSD8sji2MyhTBqlylzwNbXXtdM1M0G6+ Gds9Vbi+eOo++k1s8hXtchjw+mt26Ar6NSF9f+YM8LJ+B/m59l9XMTHfGOuCVWY4kLjNaj+2jwO daVnyKsAtZy+b6ngblpIwBlVm3JjUI4I15ksG6NTxHw== X-Received: by 2002:a05:651c:1606:: with SMTP id f6mr29946721ljq.450.1640967798327; Fri, 31 Dec 2021 08:23:18 -0800 (PST) X-Google-Smtp-Source: ABdhPJxsP9Qs1v8N1VJKWSVkG5ykGsITgrdtMcZ3ZSdh+QMhN4DjHui+lxgreGU72NCe+6wEjAyqFA== X-Received: by 2002:a05:651c:1606:: with SMTP id f6mr29946700ljq.450.1640967798043; Fri, 31 Dec 2021 08:23:18 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:17 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 22/24] ARM: dts: s3c64xx: align pinctrl with dtschema Date: Fri, 31 Dec 2021 17:23:07 +0100 Message-Id: <20211231162309.257587-5-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s3c6410-mini6410.dts | 4 +- arch/arm/boot/dts/s3c64xx-pinctrl.dtsi | 210 ++++++++++++------------- 2 files changed, 107 insertions(+), 107 deletions(-) diff --git a/arch/arm/boot/dts/s3c6410-mini6410.dts b/arch/arm/boot/dts/s3c= 6410-mini6410.dts index 285555b9ed94..17097da36f5e 100644 --- a/arch/arm/boot/dts/s3c6410-mini6410.dts +++ b/arch/arm/boot/dts/s3c6410-mini6410.dts @@ -193,12 +193,12 @@ &uart3 { }; =20 &pinctrl0 { - gpio_leds: gpio-leds { + gpio_leds: gpio-leds-pins { samsung,pins =3D "gpk-4", "gpk-5", "gpk-6", "gpk-7"; samsung,pin-pud =3D ; }; =20 - gpio_keys: gpio-keys { + gpio_keys: gpio-keys-pins { samsung,pins =3D "gpn-0", "gpn-1", "gpn-2", "gpn-3", "gpn-4", "gpn-5", "gpl-11", "gpl-12"; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/s3c64xx-pinctrl.dtsi b/arch/arm/boot/dts/s3c= 64xx-pinctrl.dtsi index 8e9594d64b57..0a3186d57cb5 100644 --- a/arch/arm/boot/dts/s3c64xx-pinctrl.dtsi +++ b/arch/arm/boot/dts/s3c64xx-pinctrl.dtsi @@ -16,111 +16,111 @@ &pinctrl0 { * Pin banks */ =20 - gpa: gpa { + gpa: gpa-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpc: gpc { + gpc: gpc-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpd: gpd { + gpd: gpd-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpe: gpe { + gpe: gpe-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpf: gpf { + gpf: gpf-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpg: gpg { + gpg: gpg-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gph: gph { + gph: gph-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpi: gpi { + gpi: gpi-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpj: gpj { + gpj: gpj-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpk: gpk { + gpk: gpk-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gpl: gpl { + gpl: gpl-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpm: gpm { + gpm: gpm-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpn: gpn { + gpn: gpn-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpo: gpo { + gpo: gpo-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpp: gpp { + gpp: gpp-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; #interrupt-cells =3D <2>; }; =20 - gpq: gpq { + gpq: gpq-gpio-bank { gpio-controller; #gpio-cells =3D <2>; interrupt-controller; @@ -131,225 +131,225 @@ gpq: gpq { * Pin groups */ =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa-0", "gpa-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa-2", "gpa-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa-4", "gpa-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa-6", "gpa-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ext_dma_0: ext-dma-0 { + ext_dma_0: ext-dma-0-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ext_dma_1: ext-dma-1 { + ext_dma_1: ext-dma-1-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - irda_data_0: irda-data-0 { + irda_data_0: irda-data-0-pins { samsung,pins =3D "gpb-0", "gpb-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - irda_data_1: irda-data-1 { + irda_data_1: irda-data-1-pins { samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - irda_sdbw: irda-sdbw { + irda_sdbw: irda-sdbw-pins { samsung,pins =3D "gpb-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpb-5", "gpb-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { /* S3C6410-only */ samsung,pins =3D "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpc-0", "gpc-1", "gpc-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi0_cs: spi0-cs { + spi0_cs: spi0-cs-pins { samsung,pins =3D "gpc-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpc-4", "gpc-5", "gpc-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - spi1_cs: spi1-cs { + spi1_cs: spi1-cs-pins { samsung,pins =3D "gpc-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpg-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpg-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_bus1: sd0-bus1 { + sd0_bus1: sd0-bus1-pins { samsung,pins =3D "gpg-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_bus4: sd0-bus4 { + sd0_bus4: sd0-bus4-pins { samsung,pins =3D "gpg-2", "gpg-3", "gpg-4", "gpg-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpg-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gph-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gph-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_bus1: sd1-bus1 { + sd1_bus1: sd1-bus1-pins { samsung,pins =3D "gph-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_bus4: sd1-bus4 { + sd1_bus4: sd1-bus4-pins { samsung,pins =3D "gph-2", "gph-3", "gph-4", "gph-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_bus8: sd1-bus8 { + sd1_bus8: sd1-bus8-pins { samsung,pins =3D "gph-2", "gph-3", "gph-4", "gph-5", "gph-6", "gph-7", "gph-8", "gph-9"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpg-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpc-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpc-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_bus1: sd2-bus1 { + sd2_bus1: sd2-bus1-pins { samsung,pins =3D "gph-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - sd2_bus4: sd2-bus4 { + sd2_bus4: sd2-bus4-pins { samsung,pins =3D "gph-6", "gph-7", "gph-8", "gph-9"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpd-0", "gpd-2", "gpd-3", "gpd-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s0_cdclk: i2s0-cdclk { + i2s0_cdclk: i2s0-cdclk-pins { samsung,pins =3D "gpd-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpe-0", "gpe-2", "gpe-3", "gpe-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s1_cdclk: i2s1-cdclk { + i2s1_cdclk: i2s1-cdclk-pins { samsung,pins =3D "gpe-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { /* S3C6410-only */ samsung,pins =3D "gpc-4", "gpc-5", "gpc-6", "gph-6", "gph-8", "gph-9"; @@ -357,50 +357,50 @@ i2s2_bus: i2s2-bus { samsung,pin-pud =3D ; }; =20 - i2s2_cdclk: i2s2-cdclk { + i2s2_cdclk: i2s2-cdclk-pins { /* S3C6410-only */ samsung,pins =3D "gph-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm0_bus: pcm0-bus { + pcm0_bus: pcm0-bus-pins { samsung,pins =3D "gpd-0", "gpd-2", "gpd-3", "gpd-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm0_extclk: pcm0-extclk { + pcm0_extclk: pcm0-extclk-pins { samsung,pins =3D "gpd-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpe-0", "gpe-2", "gpe-3", "gpe-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pcm1_extclk: pcm1-extclk { + pcm1_extclk: pcm1-extclk-pins { samsung,pins =3D "gpe-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ac97_bus_0: ac97-bus-0 { + ac97_bus_0: ac97-bus-0-pins { samsung,pins =3D "gpd-0", "gpd-1", "gpd-2", "gpd-3", "gpd-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - ac97_bus_1: ac97-bus-1 { + ac97_bus_1: ac97-bus-1-pins { samsung,pins =3D "gpe-0", "gpe-1", "gpe-2", "gpe-3", "gpe-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - cam_port: cam-port { + cam_port: cam-port-pins { samsung,pins =3D "gpf-0", "gpf-1", "gpf-2", "gpf-4", "gpf-5", "gpf-6", "gpf-7", "gpf-8", "gpf-9", "gpf-10", "gpf-11", "gpf-12"; @@ -408,242 +408,242 @@ cam_port: cam-port { samsung,pin-pud =3D ; }; =20 - cam_rst: cam-rst { + cam_rst: cam-rst-pins { samsung,pins =3D "gpf-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - cam_field: cam-field { + cam_field: cam-field-pins { /* S3C6410-only */ samsung,pins =3D "gpb-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pwm_extclk: pwm-extclk { + pwm_extclk: pwm-extclk-pins { samsung,pins =3D "gpf-13"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpf-14"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpf-15"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - clkout0: clkout-0 { + clkout0: clkout-0-pins { samsung,pins =3D "gpf-14"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col0_0: keypad-col0-0 { + keypad_col0_0: keypad-col0-0-pins { samsung,pins =3D "gph-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col1_0: keypad-col1-0 { + keypad_col1_0: keypad-col1-0-pins { samsung,pins =3D "gph-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col2_0: keypad-col2-0 { + keypad_col2_0: keypad-col2-0-pins { samsung,pins =3D "gph-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col3_0: keypad-col3-0 { + keypad_col3_0: keypad-col3-0-pins { samsung,pins =3D "gph-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col4_0: keypad-col4-0 { + keypad_col4_0: keypad-col4-0-pins { samsung,pins =3D "gph-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col5_0: keypad-col5-0 { + keypad_col5_0: keypad-col5-0-pins { samsung,pins =3D "gph-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col6_0: keypad-col6-0 { + keypad_col6_0: keypad-col6-0-pins { samsung,pins =3D "gph-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col7_0: keypad-col7-0 { + keypad_col7_0: keypad-col7-0-pins { samsung,pins =3D "gph-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col0_1: keypad-col0-1 { + keypad_col0_1: keypad-col0-1-pins { samsung,pins =3D "gpl-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col1_1: keypad-col1-1 { + keypad_col1_1: keypad-col1-1-pins { samsung,pins =3D "gpl-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col2_1: keypad-col2-1 { + keypad_col2_1: keypad-col2-1-pins { samsung,pins =3D "gpl-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col3_1: keypad-col3-1 { + keypad_col3_1: keypad-col3-1-pins { samsung,pins =3D "gpl-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col4_1: keypad-col4-1 { + keypad_col4_1: keypad-col4-1-pins { samsung,pins =3D "gpl-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col5_1: keypad-col5-1 { + keypad_col5_1: keypad-col5-1-pins { samsung,pins =3D "gpl-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col6_1: keypad-col6-1 { + keypad_col6_1: keypad-col6-1-pins { samsung,pins =3D "gpl-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_col7_1: keypad-col7-1 { + keypad_col7_1: keypad-col7-1-pins { samsung,pins =3D "gpl-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row0_0: keypad-row0-0 { + keypad_row0_0: keypad-row0-0-pins { samsung,pins =3D "gpk-8"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row1_0: keypad-row1-0 { + keypad_row1_0: keypad-row1-0-pins { samsung,pins =3D "gpk-9"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row2_0: keypad-row2-0 { + keypad_row2_0: keypad-row2-0-pins { samsung,pins =3D "gpk-10"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row3_0: keypad-row3-0 { + keypad_row3_0: keypad-row3-0-pins { samsung,pins =3D "gpk-11"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row4_0: keypad-row4-0 { + keypad_row4_0: keypad-row4-0-pins { samsung,pins =3D "gpk-12"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row5_0: keypad-row5-0 { + keypad_row5_0: keypad-row5-0-pins { samsung,pins =3D "gpk-13"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row6_0: keypad-row6-0 { + keypad_row6_0: keypad-row6-0-pins { samsung,pins =3D "gpk-14"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row7_0: keypad-row7-0 { + keypad_row7_0: keypad-row7-0-pins { samsung,pins =3D "gpk-15"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row0_1: keypad-row0-1 { + keypad_row0_1: keypad-row0-1-pins { samsung,pins =3D "gpn-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row1_1: keypad-row1-1 { + keypad_row1_1: keypad-row1-1-pins { samsung,pins =3D "gpn-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row2_1: keypad-row2-1 { + keypad_row2_1: keypad-row2-1-pins { samsung,pins =3D "gpn-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row3_1: keypad-row3-1 { + keypad_row3_1: keypad-row3-1-pins { samsung,pins =3D "gpn-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row4_1: keypad-row4-1 { + keypad_row4_1: keypad-row4-1-pins { samsung,pins =3D "gpn-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row5_1: keypad-row5-1 { + keypad_row5_1: keypad-row5-1-pins { samsung,pins =3D "gpn-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row6_1: keypad-row6-1 { + keypad_row6_1: keypad-row6-1-pins { samsung,pins =3D "gpn-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - keypad_row7_1: keypad-row7-1 { + keypad_row7_1: keypad-row7-1-pins { samsung,pins =3D "gpn-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpj-8", "gpj-9", "gpj-10", "gpj-11"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - lcd_data16: lcd-data-width16 { + lcd_data16: lcd-data-width16-pins { samsung,pins =3D "gpi-3", "gpi-4", "gpi-5", "gpi-6", "gpi-7", "gpi-10", "gpi-11", "gpi-12", "gpi-13", "gpi-14", "gpi-15", "gpj-3", @@ -652,7 +652,7 @@ lcd_data16: lcd-data-width16 { samsung,pin-pud =3D ; }; =20 - lcd_data18: lcd-data-width18 { + lcd_data18: lcd-data-width18-pins { samsung,pins =3D "gpi-2", "gpi-3", "gpi-4", "gpi-5", "gpi-6", "gpi-7", "gpi-10", "gpi-11", "gpi-12", "gpi-13", "gpi-14", "gpi-15", @@ -662,7 +662,7 @@ lcd_data18: lcd-data-width18 { samsung,pin-pud =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpi-0", "gpi-1", "gpi-2", "gpi-3", "gpi-4", "gpi-5", "gpi-6", "gpi-7", "gpi-8", "gpi-9", "gpi-10", "gpi-11", @@ -673,7 +673,7 @@ lcd_data24: lcd-data-width24 { samsung,pin-pud =3D ; }; =20 - hsi_bus: hsi-bus { + hsi_bus: hsi-bus-pins { samsung,pins =3D "gpk-0", "gpk-1", "gpk-2", "gpk-3", "gpk-4", "gpk-5", "gpk-6", "gpk-7"; samsung,pin-function =3D ; --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9F563C4167B for ; Fri, 31 Dec 2021 16:23:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231448AbhLaQX3 (ORCPT ); Fri, 31 Dec 2021 11:23:29 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:47224 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231472AbhLaQX0 (ORCPT ); Fri, 31 Dec 2021 11:23:26 -0500 Received: from mail-lj1-f200.google.com (mail-lj1-f200.google.com [209.85.208.200]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id BB2CF4000D for ; Fri, 31 Dec 2021 16:23:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967802; bh=qOaRUROfrpI3SIhXN7Ou45B8JkhhBysAxr+Auoc3w68=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=HKVESjQ2TaU21X4Xt1wQJlMXFsX/Ea9Z2ppsD4EpvCClCQvpNQX2N6FKCEzoWWjU5 hs4HMg4XSNpN1WAnKdgnewYdSzwsO5WqO0ik9lrzLRLMxiqtODK9cvQSyuUgshgIWB qG4i5CDg6eiJTG7wocekU4snIs90zuQFoGBkhGedmmFGsqBA+GsgP+rAOLItWnutsC 6l2PMqxEGeRIRJfUMjwwl6Hrwp+2AQotx/txzzm0Gn43jQx2WrMwT3FowKdpgcfIYz 8xo+I91YsBwpmXrn+K86fFx1YMxmNtkjexYSIhMrDe25RGvN+RmyGDUh7yP4AwjUgA L8E/VBBH8e3xA== Received: by mail-lj1-f200.google.com with SMTP id bn28-20020a05651c179c00b002222b4cc6d8so9428901ljb.0 for ; Fri, 31 Dec 2021 08:23:22 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=qOaRUROfrpI3SIhXN7Ou45B8JkhhBysAxr+Auoc3w68=; b=CXAzLULUiEio0eUJ5lMVLQDAs6zx3GsEdmVZ20rItROunwH6oBRuRmHUnoKZoVopA5 SY6tSu9y84Cw8oOwTjbTejF926oM5vJXQdZpndLpT5IGOpy948k5nYqYhFVr710lpIpT /05IiZti3MC5vTmgr5FlV036MJ/3lbDFt9FRcQLuGbHJ5BcndXBfX3Pw1MuBObi+jtoj uv/ZwmZdrtsl9ava/ehk+WQnu3W+2s7FCRvHzzfnT9aC26aIoVbtNRWYuOJTL24vjkwa g+TQk1tUIuOtuO9cdMJeV6tJ8ivbcTkQRCxZBTMv/H9CqnmBoycwFfkzC6HC/UYNugs+ xpiw== X-Gm-Message-State: AOAM5328xwXKKr4irno3DM8tJZQtL4fFDH+QO2xX8nRHSJjQzjJ+wafg XMD/PtZY6bxil7BrDM0tF/QBexNJExpzU6eEJ+ospUZErPN8jNS8dbwizhTQDCc1BU5G6Lr1TeE UhMr0GhUf0tX+nkLaXvJpJBFLFgCngvackE7ru6SSfA== X-Received: by 2002:a05:6512:2250:: with SMTP id i16mr33893396lfu.24.1640967800125; Fri, 31 Dec 2021 08:23:20 -0800 (PST) X-Google-Smtp-Source: ABdhPJx0ZiY7sKOsNJuX98oxRTQ6pDaxhxb09ysi3wM+qhdvrslJk9aT8xHnyZi+VmZQ1gOCRq2OtA== X-Received: by 2002:a05:6512:2250:: with SMTP id i16mr33893374lfu.24.1640967799760; Fri, 31 Dec 2021 08:23:19 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:18 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 23/24] ARM: dts: s5pv210: align pinctrl with dtschema Date: Fri, 31 Dec 2021 17:23:08 +0100 Message-Id: <20211231162309.257587-6-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Align the pin controller related nodes with dtschema. No functional change expected. Signed-off-by: Krzysztof Kozlowski --- arch/arm/boot/dts/s5pv210-aquila.dts | 2 +- arch/arm/boot/dts/s5pv210-aries.dtsi | 40 ++-- arch/arm/boot/dts/s5pv210-fascinate4g.dts | 12 +- arch/arm/boot/dts/s5pv210-galaxys.dts | 16 +- arch/arm/boot/dts/s5pv210-pinctrl.dtsi | 226 +++++++++++----------- 5 files changed, 148 insertions(+), 148 deletions(-) diff --git a/arch/arm/boot/dts/s5pv210-aquila.dts b/arch/arm/boot/dts/s5pv2= 10-aquila.dts index 6423348034b6..54de3bc77c30 100644 --- a/arch/arm/boot/dts/s5pv210-aquila.dts +++ b/arch/arm/boot/dts/s5pv210-aquila.dts @@ -391,7 +391,7 @@ timing0: timing { }; =20 &pinctrl0 { - t_flash_detect: t-flash-detect { + t_flash_detect: t-flash-detect-pins { samsung,pins =3D "gph3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; diff --git a/arch/arm/boot/dts/s5pv210-aries.dtsi b/arch/arm/boot/dts/s5pv2= 10-aries.dtsi index 160f8cd9a68d..c8f1c324a6c2 100644 --- a/arch/arm/boot/dts/s5pv210-aries.dtsi +++ b/arch/arm/boot/dts/s5pv210-aries.dtsi @@ -645,21 +645,21 @@ &mfc { }; =20 &pinctrl0 { - bt_reset: bt-reset { + bt_reset: bt-reset-pins { samsung,pins =3D "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wlan_bt_en: wlan-bt-en { + wlan_bt_en: wlan-bt-en-pins { samsung,pins =3D "gpb-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-val =3D <1>; }; =20 - codec_ldo: codec-ldo { + codec_ldo: codec-ldo-pins { samsung,pins =3D "gpf3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -671,19 +671,19 @@ prox_i2c_pins: gp2a-i2c-pins { samsung,pin-drv =3D ; }; =20 - wlan_gpio_rst: wlan-gpio-rst { + wlan_gpio_rst: wlan-gpio-rst-pins { samsung,pins =3D "gpg1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - bt_wake: bt-wake { + bt_wake: bt-wake-pins { samsung,pins =3D "gpg3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - gp2a_irq: gp2a-irq { + gp2a_irq: gp2a-irq-pins { samsung,pins =3D "gph0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -698,67 +698,67 @@ pmic_dvs_pins: pmic-dvs-pins { samsung,pin-val =3D <0>; }; =20 - pmic_irq: pmic-irq { + pmic_irq: pmic-irq-pins { samsung,pins =3D "gph0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wifi_host_wake: wifi-host-wake { + wifi_host_wake: wifi-host-wake-pins { samsung,pins =3D "gph2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - bt_host_wake: bt-host-wake { + bt_host_wake: bt-host-wake-pins { samsung,pins =3D "gph2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - musb_irq: musq-irq { + musb_irq: musq-irq-pins { samsung,pins =3D "gph2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - tf_detect: tf-detect { + tf_detect: tf-detect-pins { samsung,pins =3D "gph3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - wifi_wake: wifi-wake { + wifi_wake: wifi-wake-pins { samsung,pins =3D "gph3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - magnetometer_i2c_pins: yas529-i2c-pins { + magnetometer_i2c_pins: yas529-i2c-pins-pins { samsung,pins =3D "gpj0-0", "gpj0-1"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - ts_irq: ts-irq { + ts_irq: ts-irq-pins { samsung,pins =3D "gpj0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - vibrator_ena: vibrator-ena { + vibrator_ena: vibrator-ena-pins { samsung,pins =3D "gpj1-1"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - gp2a_power: gp2a-power { + gp2a_power: gp2a-power-pins { samsung,pins =3D "gpj1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -771,7 +771,7 @@ touchkey_i2c_pins: touchkey-i2c-pins { samsung,pin-drv =3D ; }; =20 - touchkey_vdd_ena: touchkey-vdd-ena { + touchkey_vdd_ena: touchkey-vdd-ena-pins { samsung,pins =3D "gpj3-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; @@ -789,13 +789,13 @@ accel_i2c_pins: accel-i2c-pins { samsung,pin-drv =3D ; }; =20 - pmic_i2c_pins: pmic-i2c-pins { + pmic_i2c_pins: pmic-i2c-pins-pins { samsung,pins =3D "gpj4-0", "gpj4-3"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - touchkey_irq: touchkey-irq { + touchkey_irq: touchkey-irq-pins { samsung,pins =3D "gpj4-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; @@ -820,7 +820,7 @@ sound_i2c_pins: sound-i2c-pins { samsung,pin-drv =3D ; }; =20 - panel_rst: panel-rst { + panel_rst: panel-rst-pins { samsung,pins =3D "mp05-5"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; diff --git a/arch/arm/boot/dts/s5pv210-fascinate4g.dts b/arch/arm/boot/dts/= s5pv210-fascinate4g.dts index 7427c84f1126..dfb2ee65e4a8 100644 --- a/arch/arm/boot/dts/s5pv210-fascinate4g.dts +++ b/arch/arm/boot/dts/s5pv210-fascinate4g.dts @@ -126,39 +126,39 @@ &pinctrl0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep_cfg>; =20 - headset_det: headset-det { + headset_det: headset-det-pins { samsung,pins =3D "gph0-6", "gph3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - fg_irq: fg-irq { + fg_irq: fg-irq-pins { samsung,pins =3D "gph3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - headset_micbias_ena: headset-micbias-ena { + headset_micbias_ena: headset-micbias-ena-pins { samsung,pins =3D "gpj2-5"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - earpath_sel: earpath-sel { + earpath_sel: earpath-sel-pins { samsung,pins =3D "gpj2-6"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - main_micbias_ena: main-micbias-ena { + main_micbias_ena: main-micbias-ena-pins { samsung,pins =3D "gpj4-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 /* Based on vendor kernel v2.6.35.7 */ - sleep_cfg: sleep-cfg { + sleep_cfg: sleep-state { PIN_SLP(gpa0-0, PREV, NONE); PIN_SLP(gpa0-1, PREV, NONE); PIN_SLP(gpa0-2, PREV, NONE); diff --git a/arch/arm/boot/dts/s5pv210-galaxys.dts b/arch/arm/boot/dts/s5pv= 210-galaxys.dts index eeec2bdece11..a78caaa1f3c5 100644 --- a/arch/arm/boot/dts/s5pv210-galaxys.dts +++ b/arch/arm/boot/dts/s5pv210-galaxys.dts @@ -150,53 +150,53 @@ &pinctrl0 { pinctrl-names =3D "default"; pinctrl-0 =3D <&sleep_cfg>; =20 - fm_i2c_pins: fm-i2c-pins { + fm_i2c_pins: fm-i2c-pins-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - headset_det: headset-det { + headset_det: headset-det-pins { samsung,pins =3D "gph0-6", "gph3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; }; =20 - fm_irq: fm-irq { + fm_irq: fm-irq-pins { samsung,pins =3D "gpj2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - fm_rst: fm-rst { + fm_rst: fm-rst-pins { samsung,pins =3D "gpj2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - earpath_sel: earpath-sel { + earpath_sel: earpath-sel-pins { samsung,pins =3D "gpj2-6"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - massmemory_en: massmemory-en { + massmemory_en: massmemory-en-pins { samsung,pins =3D "gpj2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - micbias_reg_ena: micbias-reg-ena { + micbias_reg_ena: micbias-reg-ena-pins { samsung,pins =3D "gpj4-2"; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 /* Based on CyanogenMod 3.0.101 kernel */ - sleep_cfg: sleep-cfg { + sleep_cfg: sleep-state { PIN_SLP(gpa0-0, PREV, NONE); PIN_SLP(gpa0-1, PREV, NONE); PIN_SLP(gpa0-2, PREV, NONE); diff --git a/arch/arm/boot/dts/s5pv210-pinctrl.dtsi b/arch/arm/boot/dts/s5p= v210-pinctrl.dtsi index b8c5172c31dd..ae34e7e57892 100644 --- a/arch/arm/boot/dts/s5pv210-pinctrl.dtsi +++ b/arch/arm/boot/dts/s5pv210-pinctrl.dtsi @@ -26,7 +26,7 @@ _pin { \ } =20 &pinctrl0 { - gpa0: gpa0 { + gpa0: gpa0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -34,7 +34,7 @@ gpa0: gpa0 { #interrupt-cells =3D <2>; }; =20 - gpa1: gpa1 { + gpa1: gpa1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -42,7 +42,7 @@ gpa1: gpa1 { #interrupt-cells =3D <2>; }; =20 - gpb: gpb { + gpb: gpb-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -50,7 +50,7 @@ gpb: gpb { #interrupt-cells =3D <2>; }; =20 - gpc0: gpc0 { + gpc0: gpc0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -58,7 +58,7 @@ gpc0: gpc0 { #interrupt-cells =3D <2>; }; =20 - gpc1: gpc1 { + gpc1: gpc1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -66,7 +66,7 @@ gpc1: gpc1 { #interrupt-cells =3D <2>; }; =20 - gpd0: gpd0 { + gpd0: gpd0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -74,7 +74,7 @@ gpd0: gpd0 { #interrupt-cells =3D <2>; }; =20 - gpd1: gpd1 { + gpd1: gpd1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -82,7 +82,7 @@ gpd1: gpd1 { #interrupt-cells =3D <2>; }; =20 - gpe0: gpe0 { + gpe0: gpe0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -90,7 +90,7 @@ gpe0: gpe0 { #interrupt-cells =3D <2>; }; =20 - gpe1: gpe1 { + gpe1: gpe1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -98,7 +98,7 @@ gpe1: gpe1 { #interrupt-cells =3D <2>; }; =20 - gpf0: gpf0 { + gpf0: gpf0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -106,7 +106,7 @@ gpf0: gpf0 { #interrupt-cells =3D <2>; }; =20 - gpf1: gpf1 { + gpf1: gpf1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -114,7 +114,7 @@ gpf1: gpf1 { #interrupt-cells =3D <2>; }; =20 - gpf2: gpf2 { + gpf2: gpf2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -122,7 +122,7 @@ gpf2: gpf2 { #interrupt-cells =3D <2>; }; =20 - gpf3: gpf3 { + gpf3: gpf3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -130,7 +130,7 @@ gpf3: gpf3 { #interrupt-cells =3D <2>; }; =20 - gpg0: gpg0 { + gpg0: gpg0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -138,7 +138,7 @@ gpg0: gpg0 { #interrupt-cells =3D <2>; }; =20 - gpg1: gpg1 { + gpg1: gpg1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -146,7 +146,7 @@ gpg1: gpg1 { #interrupt-cells =3D <2>; }; =20 - gpg2: gpg2 { + gpg2: gpg2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -154,7 +154,7 @@ gpg2: gpg2 { #interrupt-cells =3D <2>; }; =20 - gpg3: gpg3 { + gpg3: gpg3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -162,7 +162,7 @@ gpg3: gpg3 { #interrupt-cells =3D <2>; }; =20 - gpj0: gpj0 { + gpj0: gpj0-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -170,7 +170,7 @@ gpj0: gpj0 { #interrupt-cells =3D <2>; }; =20 - gpj1: gpj1 { + gpj1: gpj1-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -178,7 +178,7 @@ gpj1: gpj1 { #interrupt-cells =3D <2>; }; =20 - gpj2: gpj2 { + gpj2: gpj2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -186,7 +186,7 @@ gpj2: gpj2 { #interrupt-cells =3D <2>; }; =20 - gpj3: gpj3 { + gpj3: gpj3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -194,7 +194,7 @@ gpj3: gpj3 { #interrupt-cells =3D <2>; }; =20 - gpj4: gpj4 { + gpj4: gpj4-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -202,47 +202,47 @@ gpj4: gpj4 { #interrupt-cells =3D <2>; }; =20 - gpi: gpi { + gpi: gpi-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp01: mp01 { + mp01: mp01-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp02: mp02 { + mp02: mp02-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp03: mp03 { + mp03: mp03-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp04: mp04 { + mp04: mp04-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp05: mp05 { + mp05: mp05-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp06: mp06 { + mp06: mp06-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - mp07: mp07 { + mp07: mp07-gpio-bank { gpio-controller; #gpio-cells =3D <2>; }; =20 - gph0: gph0 { + gph0: gph0-gpio-bank { gpio-controller; interrupt-controller; interrupt-parent =3D <&vic0>; @@ -252,7 +252,7 @@ gph0: gph0 { #interrupt-cells =3D <2>; }; =20 - gph1: gph1 { + gph1: gph1-gpio-bank { gpio-controller; interrupt-controller; interrupt-parent =3D <&vic0>; @@ -262,7 +262,7 @@ gph1: gph1 { #interrupt-cells =3D <2>; }; =20 - gph2: gph2 { + gph2: gph2-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -270,7 +270,7 @@ gph2: gph2 { #interrupt-cells =3D <2>; }; =20 - gph3: gph3 { + gph3: gph3-gpio-bank { gpio-controller; #gpio-cells =3D <2>; =20 @@ -278,77 +278,77 @@ gph3: gph3 { #interrupt-cells =3D <2>; }; =20 - uart0_data: uart0-data { + uart0_data: uart0-data-pins { samsung,pins =3D "gpa0-0", "gpa0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart0_fctl: uart0-fctl { + uart0_fctl: uart0-fctl-pins { samsung,pins =3D "gpa0-2", "gpa0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_data: uart1-data { + uart1_data: uart1-data-pins { samsung,pins =3D "gpa0-4", "gpa0-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart1_fctl: uart1-fctl { + uart1_fctl: uart1-fctl-pins { samsung,pins =3D "gpa0-6", "gpa0-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_data: uart2-data { + uart2_data: uart2-data-pins { samsung,pins =3D "gpa1-0", "gpa1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart2_fctl: uart2-fctl { + uart2_fctl: uart2-fctl-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart3_data: uart3-data { + uart3_data: uart3-data-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - uart_audio: uart-audio { + uart_audio: uart-audio-pins { samsung,pins =3D "gpa1-2", "gpa1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi0_bus: spi0-bus { + spi0_bus: spi0-bus-pins { samsung,pins =3D "gpb-0", "gpb-2", "gpb-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi1_bus: spi1-bus { + spi1_bus: spi1-bus-pins { samsung,pins =3D "gpb-4", "gpb-6", "gpb-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2s0_bus: i2s0-bus { + i2s0_bus: i2s0-bus-pins { samsung,pins =3D "gpi-0", "gpi-1", "gpi-2", "gpi-3", "gpi-4", "gpi-5", "gpi-6"; samsung,pin-function =3D ; @@ -356,7 +356,7 @@ i2s0_bus: i2s0-bus { samsung,pin-drv =3D ; }; =20 - i2s1_bus: i2s1-bus { + i2s1_bus: i2s1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -364,7 +364,7 @@ i2s1_bus: i2s1-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -372,7 +372,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm1_bus: pcm1-bus { + pcm1_bus: pcm1-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -380,7 +380,7 @@ pcm1_bus: pcm1-bus { samsung,pin-drv =3D ; }; =20 - ac97_bus: ac97-bus { + ac97_bus: ac97-bus-pins { samsung,pins =3D "gpc0-0", "gpc0-1", "gpc0-2", "gpc0-3", "gpc0-4"; samsung,pin-function =3D ; @@ -388,7 +388,7 @@ ac97_bus: ac97-bus { samsung,pin-drv =3D ; }; =20 - i2s2_bus: i2s2-bus { + i2s2_bus: i2s2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -396,7 +396,7 @@ i2s2_bus: i2s2-bus { samsung,pin-drv =3D ; }; =20 - pcm2_bus: pcm2-bus { + pcm2_bus: pcm2-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; @@ -404,371 +404,371 @@ pcm2_bus: pcm2-bus { samsung,pin-drv =3D ; }; =20 - spdif_bus: spdif-bus { + spdif_bus: spdif-bus-pins { samsung,pins =3D "gpc1-0", "gpc1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - spi2_bus: spi2-bus { + spi2_bus: spi2-bus-pins { samsung,pins =3D "gpc1-1", "gpc1-2", "gpc1-3", "gpc1-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c0_bus: i2c0-bus { + i2c0_bus: i2c0-bus-pins { samsung,pins =3D "gpd1-0", "gpd1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c1_bus: i2c1-bus { + i2c1_bus: i2c1-bus-pins { samsung,pins =3D "gpd1-2", "gpd1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - i2c2_bus: i2c2-bus { + i2c2_bus: i2c2-bus-pins { samsung,pins =3D "gpd1-4", "gpd1-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm0_out: pwm0-out { + pwm0_out: pwm0-out-pins { samsung,pins =3D "gpd0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm1_out: pwm1-out { + pwm1_out: pwm1-out-pins { samsung,pins =3D "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm2_out: pwm2-out { + pwm2_out: pwm2-out-pins { samsung,pins =3D "gpd0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - pwm3_out: pwm3-out { + pwm3_out: pwm3-out-pins { samsung,pins =3D "gpd0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row0: keypad-row-0 { + keypad_row0: keypad-row-0-pins { samsung,pins =3D "gph3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row1: keypad-row-1 { + keypad_row1: keypad-row-1-pins { samsung,pins =3D "gph3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row2: keypad-row-2 { + keypad_row2: keypad-row-2-pins { samsung,pins =3D "gph3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row3: keypad-row-3 { + keypad_row3: keypad-row-3-pins { samsung,pins =3D "gph3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row4: keypad-row-4 { + keypad_row4: keypad-row-4-pins { samsung,pins =3D "gph3-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row5: keypad-row-5 { + keypad_row5: keypad-row-5-pins { samsung,pins =3D "gph3-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row6: keypad-row-6 { + keypad_row6: keypad-row-6-pins { samsung,pins =3D "gph3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_row7: keypad-row-7 { + keypad_row7: keypad-row-7-pins { samsung,pins =3D "gph3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col0: keypad-col-0 { + keypad_col0: keypad-col-0-pins { samsung,pins =3D "gph2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col1: keypad-col-1 { + keypad_col1: keypad-col-1-pins { samsung,pins =3D "gph2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col2: keypad-col-2 { + keypad_col2: keypad-col-2-pins { samsung,pins =3D "gph2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col3: keypad-col-3 { + keypad_col3: keypad-col-3-pins { samsung,pins =3D "gph2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col4: keypad-col-4 { + keypad_col4: keypad-col-4-pins { samsung,pins =3D "gph2-4"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col5: keypad-col-5 { + keypad_col5: keypad-col-5-pins { samsung,pins =3D "gph2-5"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col6: keypad-col-6 { + keypad_col6: keypad-col-6-pins { samsung,pins =3D "gph2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - keypad_col7: keypad-col-7 { + keypad_col7: keypad-col-7-pins { samsung,pins =3D "gph2-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_clk: sd0-clk { + sd0_clk: sd0-clk-pins { samsung,pins =3D "gpg0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cmd: sd0-cmd { + sd0_cmd: sd0-cmd-pins { samsung,pins =3D "gpg0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_cd: sd0-cd { + sd0_cd: sd0-cd-pins { samsung,pins =3D "gpg0-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus1: sd0-bus-width1 { + sd0_bus1: sd0-bus-width1-pins { samsung,pins =3D "gpg0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus4: sd0-bus-width4 { + sd0_bus4: sd0-bus-width4-pins { samsung,pins =3D "gpg0-3", "gpg0-4", "gpg0-5", "gpg0-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd0_bus8: sd0-bus-width8 { + sd0_bus8: sd0-bus-width8-pins { samsung,pins =3D "gpg1-3", "gpg1-4", "gpg1-5", "gpg1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_clk: sd1-clk { + sd1_clk: sd1-clk-pins { samsung,pins =3D "gpg1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cmd: sd1-cmd { + sd1_cmd: sd1-cmd-pins { samsung,pins =3D "gpg1-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_cd: sd1-cd { + sd1_cd: sd1-cd-pins { samsung,pins =3D "gpg1-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus1: sd1-bus-width1 { + sd1_bus1: sd1-bus-width1-pins { samsung,pins =3D "gpg1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd1_bus4: sd1-bus-width4 { + sd1_bus4: sd1-bus-width4-pins { samsung,pins =3D "gpg1-3", "gpg1-4", "gpg1-5", "gpg1-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_clk: sd2-clk { + sd2_clk: sd2-clk-pins { samsung,pins =3D "gpg2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cmd: sd2-cmd { + sd2_cmd: sd2-cmd-pins { samsung,pins =3D "gpg2-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_cd: sd2-cd { + sd2_cd: sd2-cd-pins { samsung,pins =3D "gpg2-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus1: sd2-bus-width1 { + sd2_bus1: sd2-bus-width1-pins { samsung,pins =3D "gpg2-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus4: sd2-bus-width4 { + sd2_bus4: sd2-bus-width4-pins { samsung,pins =3D "gpg2-3", "gpg2-4", "gpg2-5", "gpg2-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd2_bus8: sd2-bus-width8 { + sd2_bus8: sd2-bus-width8-pins { samsung,pins =3D "gpg3-3", "gpg3-4", "gpg3-5", "gpg3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_clk: sd3-clk { + sd3_clk: sd3-clk-pins { samsung,pins =3D "gpg3-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cmd: sd3-cmd { + sd3_cmd: sd3-cmd-pins { samsung,pins =3D "gpg3-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_cd: sd3-cd { + sd3_cd: sd3-cd-pins { samsung,pins =3D "gpg3-2"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus1: sd3-bus-width1 { + sd3_bus1: sd3-bus-width1-pins { samsung,pins =3D "gpg3-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - sd3_bus4: sd3-bus-width4 { + sd3_bus4: sd3-bus-width4-pins { samsung,pins =3D "gpg3-3", "gpg3-4", "gpg3-5", "gpg3-6"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint0: ext-int0 { + eint0: ext-int0-pins { samsung,pins =3D "gph0-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint8: ext-int8 { + eint8: ext-int8-pins { samsung,pins =3D "gph1-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint15: ext-int15 { + eint15: ext-int15-pins { samsung,pins =3D "gph1-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint16: ext-int16 { + eint16: ext-int16-pins { samsung,pins =3D "gph2-0"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - eint31: ext-int31 { + eint31: ext-int31-pins { samsung,pins =3D "gph3-7"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_io: cam-port-a-io { + cam_port_a_io: cam-port-a-io-pins { samsung,pins =3D "gpe0-0", "gpe0-1", "gpe0-2", "gpe0-3", "gpe0-4", "gpe0-5", "gpe0-6", "gpe0-7", "gpe1-0", "gpe1-1", "gpe1-2", "gpe1-4"; @@ -777,21 +777,21 @@ cam_port_a_io: cam-port-a-io { samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_active: cam-port-a-clk-active { + cam_port_a_clk_active: cam-port-a-clk-active-pins { samsung,pins =3D "gpe1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_a_clk_idle: cam-port-a-clk-idle { + cam_port_a_clk_idle: cam-port-a-clk-idle-pins { samsung,pins =3D "gpe1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_io: cam-port-b-io { + cam_port_b_io: cam-port-b-io-pins { samsung,pins =3D "gpj0-0", "gpj0-1", "gpj0-2", "gpj0-3", "gpj0-4", "gpj0-5", "gpj0-6", "gpj0-7", "gpj1-0", "gpj1-1", "gpj1-2", "gpj1-4"; @@ -800,42 +800,42 @@ cam_port_b_io: cam-port-b-io { samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_active: cam-port-b-clk-active { + cam_port_b_clk_active: cam-port-b-clk-active-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - cam_port_b_clk_idle: cam-port-b-clk-idle { + cam_port_b_clk_idle: cam-port-b-clk-idle-pins { samsung,pins =3D "gpj1-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_ctrl: lcd-ctrl { + lcd_ctrl: lcd-ctrl-pins { samsung,pins =3D "gpd0-0", "gpd0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_sync: lcd-sync { + lcd_sync: lcd-sync-pins { samsung,pins =3D "gpf0-0", "gpf0-1"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_clk: lcd-clk { + lcd_clk: lcd-clk-pins { samsung,pins =3D "gpf0-0", "gpf0-1", "gpf0-2", "gpf0-3"; samsung,pin-function =3D ; samsung,pin-pud =3D ; samsung,pin-drv =3D ; }; =20 - lcd_data24: lcd-data-width24 { + lcd_data24: lcd-data-width24-pins { samsung,pins =3D "gpf0-4", "gpf0-5", "gpf0-6", "gpf0-7", "gpf1-0", "gpf1-1", "gpf1-2", "gpf1-3", "gpf1-4", "gpf1-5", "gpf1-6", "gpf1-7", --=20 2.32.0 From nobody Wed Jul 1 04:20:06 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CA2CBC433EF for ; Fri, 31 Dec 2021 16:23:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231308AbhLaQXb (ORCPT ); Fri, 31 Dec 2021 11:23:31 -0500 Received: from smtp-relay-internal-1.canonical.com ([185.125.188.123]:47256 "EHLO smtp-relay-internal-1.canonical.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231363AbhLaQX1 (ORCPT ); Fri, 31 Dec 2021 11:23:27 -0500 Received: from mail-lj1-f199.google.com (mail-lj1-f199.google.com [209.85.208.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-1.canonical.com (Postfix) with ESMTPS id D33663F1A5 for ; Fri, 31 Dec 2021 16:23:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1640967805; bh=4aeuqMAyWIG2vuq0+rRVGE7I2o0jp2y5AnqnF6MDJ1I=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=myi3Pv8Cb5e2HyzMBWGRl2/XtYLSC8nXLS7wop/V84fAl3a3jYEu6JhBDCgpk9SFj T82dYr3gZbkIovTk2S0SdOh34xZsoY8bPjMPrSIoyOzGCHag0DwzQ0AqePzN5ZpeGq Lhe7SWqgsOeX0UlHNnLWE7RLVQR+g8gEWVTOQ2GGVUJktRWW8VI+id6IzQOP/8goaJ cSFwZY/ptrzs2yrulQogyOXmzoaB/OUWtSnINntMVBK0gKPFkIcp08sIyo6kP1WDos g26OR6tS8DUDa/Ck5Z5A1BGFyQYGbM5g9z9jWUMNnrOHsSdNeOb+8JOQuDioj7EAsB dME24EK8YhS9g== Received: by mail-lj1-f199.google.com with SMTP id k11-20020a05651c0a0b00b0022dc4d55f14so6496896ljq.22 for ; Fri, 31 Dec 2021 08:23:25 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=4aeuqMAyWIG2vuq0+rRVGE7I2o0jp2y5AnqnF6MDJ1I=; b=CrPlZbc2teqSN60VZvGNVOU4J+R6UhlKsn7l/ej8UcjCHqeXyiKGu9QyaZqTekU36S 7A/VkURaEs5Ia1equWNEVZl7A+1s/DI9/Rwy5uzRp+FK/KjHc64HYQ0Q/M4wEQfi3dBP 2eETOV32qFec0X4OKaQTC0LgyNdvx+P4jifx0vTw2y4IcZQu7C1ouZ997uSQ+Ll6YNXb Mx1LH7z1dbxzEhYYOANWU/xtUaYCugRKFDrpIuDLniHQWRezeUXu0O57CKiufwGWC8Eb E9o51CXvrMt/cn72wd79vXDjai2dSfXoo7dlv8MTVMy35AtjY91LI/iByEObE66VFoAY ZihQ== X-Gm-Message-State: AOAM5339XdORpelETaXYz2m9okT4FkQI/2ZJElLJsOZKB4N00zWiXbeK KHLitLWNNCtjYeXBm2eQcE+5NZMBXfEUZ9Hp0KYFXYFU3+Va9GFhvvn9rmAiqS6lAhQq/YO/J+/ 95QUV76ivJcE5my3X8OqQAR/1/ByCMUDldEr1tVtUsQ== X-Received: by 2002:a05:651c:50c:: with SMTP id o12mr14325493ljp.150.1640967804147; Fri, 31 Dec 2021 08:23:24 -0800 (PST) X-Google-Smtp-Source: ABdhPJzYbkF5b1JRGU84q+x2gszWaWgHRkpGsHyPWqRntkfLbcgqrbdPgZlNNkkrsziw/229k8o84A== X-Received: by 2002:a05:651c:50c:: with SMTP id o12mr14325472ljp.150.1640967803655; Fri, 31 Dec 2021 08:23:23 -0800 (PST) Received: from krzk-bin.lan (89-77-68-124.dynamic.chello.pl. [89.77.68.124]) by smtp.gmail.com with ESMTPSA id y20sm1510835ljn.69.2021.12.31.08.23.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Dec 2021 08:23:20 -0800 (PST) From: Krzysztof Kozlowski To: Tomasz Figa , Krzysztof Kozlowski , Sylwester Nawrocki , Linus Walleij , Rob Herring , linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Marek Szyprowski , Sylwester Nawrocki , Sam Protsenko , Chanho Park Subject: [PATCH 24/24] dt-bindings: pinctrl: samsung: convert to dtschema Date: Fri, 31 Dec 2021 17:23:09 +0100 Message-Id: <20211231162309.257587-7-krzysztof.kozlowski@canonical.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> References: <20211231161930.256733-1-krzysztof.kozlowski@canonical.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Type: text/plain; charset="utf-8" Convert the Samsung SoC (S3C24xx, S3C64xx, S5Pv210, Exynos) pin controller bindings to DT schema format. Parts of description and DTS example was copied from existing sources, so keep the license as GPL-2.0-only. Signed-off-by: Krzysztof Kozlowski --- .../pinctrl/samsung,pinctrl-gpio-bank.yaml | 52 +++ .../pinctrl/samsung,pinctrl-pins-cfg.yaml | 81 ++++ .../samsung,pinctrl-wakeup-interrupt.yaml | 76 ++++ .../bindings/pinctrl/samsung,pinctrl.yaml | 381 +++++++++++++++++ .../bindings/pinctrl/samsung-pinctrl.txt | 383 ------------------ MAINTAINERS | 2 +- 6 files changed, 591 insertions(+), 384 deletions(-) create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-gpio-bank.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-pins-cfg.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-wakeup-interrupt.yaml create mode 100644 Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl.yaml delete mode 100644 Documentation/devicetree/bindings/pinctrl/samsung-pinct= rl.txt diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-gpio= -bank.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-gpio= -bank.yaml new file mode 100644 index 000000000000..f73348c54748 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-gpio-bank.y= aml @@ -0,0 +1,52 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-gpio-bank.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller - gpio bank + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + GPIO bank description for Samsung S3C/S5P/Exynos SoC pin controller. + + See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for + additional information and example. + +properties: + '#gpio-cells': + const: 2 + + gpio-controller: true + + '#interrupt-cells': + description: + For GPIO banks supporting external GPIO interrupts or external wake-= up + interrupts. + const: 2 + + interrupt-controller: + description: + For GPIO banks supporting external GPIO interrupts or external wake-= up + interrupts. + + interrupts: + description: + For GPIO banks supporting direct external wake-up interrupts (without + multiplexing). Number of interrupts must match number of wake-up ca= pable + pins of this bank. + minItems: 1 + maxItems: 8 + +required: + - '#gpio-cells' + - gpio-controller + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-pins= -cfg.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-pins-= cfg.yaml new file mode 100644 index 000000000000..637f4c05b344 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-pins-cfg.ya= ml @@ -0,0 +1,81 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-pins-cfg.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller - pins configuration + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + Pins configuration for Samsung S3C/S5P/Exynos SoC pin controller. + + See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for + additional information and example. + + The values used for config properties should be derived from the hardware + manual and these values are programmed as-is into the pin pull up/down a= nd + driver strength register of the pin-controller. + See also include/dt-bindings/pinctrl/samsung.h with useful constants. + +properties: + samsung,pins: + description: | + List of pins to configure. For initial and sleep states, the maximum + number is one pin. In other cases there is no upper limit. + + The pins should use lowercase names matching hardware manual, e.g. f= or + GPA0 bank: gpa0-0, gpa0-1, gpa0-2. + $ref: /schemas/types.yaml#/definitions/string-array + + samsung,pin-function: + description: | + The pin function selection that should be applied on the pins listed= in the + child node is specified using the "samsung,pin-function" property. T= he value + of this property that should be applied to each of the pins listed i= n the + "samsung,pins" property should be picked from the hardware manual of= the SoC + for the specified pin group. This property is optional in the child = node if + no specific function selection is desired for the pins listed in the= child + node. The value of this property is used as-is to program the pin-co= ntroller + function selector register of the pin-bank. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + + samsung,pin-drv: + description: Drive strength configuration. + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + + samsung,pin-pud: + description: Pull up/down configuration. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + samsung,pin-val: + description: Initial value of pin output buffer. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1] + + samsung,pin-con-pdn: + description: Function in power down mode. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + + samsung,pin-pud-pdn: + description: Pull up/down configuration in power down mode. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2, 3] + +required: + - samsung,pins + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wake= up-interrupt.yaml b/Documentation/devicetree/bindings/pinctrl/samsung,pinct= rl-wakeup-interrupt.yaml new file mode 100644 index 000000000000..eac56a087643 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl-wakeup-inte= rrupt.yaml @@ -0,0 +1,76 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl-wakeup-interrup= t.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller - wakeup interrupt contro= ller + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + External wake-up interrupts for Samsung S3C/S5P/Exynos SoC pin controlle= r. + Only one pin-controller device node can include external wakeup interrup= ts + child node (in other words, only one External wake-up interrupts + pin-controller is supported). + + See also Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml = for + additional information and example. + +properties: + compatible: + enum: + - samsung,s3c2410-wakeup-eint + - samsung,s3c2412-wakeup-eint + - samsung,s3c64xx-wakeup-eint + - samsung,s5pv210-wakeup-eint + - samsung,exynos4210-wakeup-eint + - samsung,exynos7-wakeup-eint + + interrupts: + description: + Interrupt used by multiplexed external wake-up interrupts. + minItems: 1 + maxItems: 6 + +required: + - compatible + - interrupts + +allOf: + - if: + properties: + compatible: + contains: + enum: + - samsung,s3c2410-wakeup-eint + - samsung,s3c2412-wakeup-eint + then: + properties: + interrupts: + minItems: 6 + maxItems: 6 + else: + if: + properties: + compatible: + contains: + const: samsung,s3c64xx-wakeup-eint + then: + properties: + interrupts: + minItems: 4 + maxItems: 4 + else: + properties: + interrupts: + minItems: 1 + maxItems: 1 + +additionalProperties: false diff --git a/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml= b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml new file mode 100644 index 000000000000..37cd03805cab --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/samsung,pinctrl.yaml @@ -0,0 +1,381 @@ +# SPDX-License-Identifier: GPL-2.0-only +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/samsung,pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Samsung S3C/S5P/Exynos SoC pin controller + +maintainers: + - Krzysztof Kozlowski + - Sylwester Nawrocki + - Tomasz Figa + +description: | + This is a part of device tree bindings for Samsung S3C/S5P/Exynos SoC pin + controller. + + Pin group settings (like drive strength, pull up/down) are available as + macros in include/dt-bindings/pinctrl/samsung.h. + + All the pin controller nodes should be represented in the aliases node u= sing + the following format 'pinctrl{n}' where n is a unique number for the ali= as. + +properties: + $nodename: + pattern: "^pinctrl(@.*)?" + + compatible: + enum: + - samsung,s3c2412-pinctrl + - samsung,s3c2416-pinctrl + - samsung,s3c2440-pinctrl + - samsung,s3c2450-pinctrl + - samsung,s3c64xx-pinctrl + - samsung,s5pv210-pinctrl + - samsung,exynos3250-pinctrl + - samsung,exynos4210-pinctrl + - samsung,exynos4x12-pinctrl + - samsung,exynos5250-pinctrl + - samsung,exynos5260-pinctrl + - samsung,exynos5410-pinctrl + - samsung,exynos5420-pinctrl + - samsung,exynos5433-pinctrl + - samsung,exynos7-pinctrl + - samsung,exynos7885-pinctrl + - samsung,exynos850-pinctrl + - samsung,exynosautov9-pinctrl + + interrupts: + description: + Required for GPIO banks supporting external GPIO interrupts. + maxItems: 1 + + power-domains: + maxItems: 1 + + reg: + description: + Second base address of the pin controller if the specific registers = of + the pin controller are separated into the different base address. + Only certain banks of certain pin controller might need it. + minItems: 1 + maxItems: 2 + + wakeup-interrupt-controller: + $ref: samsung,pinctrl-wakeup-interrupt.yaml + +patternProperties: + "^[a-z]+[0-9]*-gpio-bank$": + description: + Pin banks of the controller are represented by child nodes of the + controller node. Bank name is taken from name of the node. + $ref: samsung,pinctrl-gpio-bank.yaml + + "^[a-z0-9-]+-pins$": + oneOf: + - $ref: samsung,pinctrl-pins-cfg.yaml + required: + - samsung,pins + - type: object + patternProperties: + "^[a-z0-9-]+-pins$": + $ref: samsung,pinctrl-pins-cfg.yaml + + additionalProperties: false + + "^(initial|sleep)-state$": + patternProperties: + "^(pin-[a-z0-9-]+|[a-z0-9-]+-pin)$": + $ref: samsung,pinctrl-pins-cfg.yaml + + properties: + samsung,pins: + description: See samsung,pinctrl-pins-cfg.yaml + $ref: /schemas/types.yaml#/definitions/string-array + maxItems: 1 + + required: + - samsung,pins + + unevaluatedProperties: false + +required: + - compatible + - reg + +allOf: + - $ref: "pinctrl.yaml#" + - if: + properties: + compatible: + contains: + const: samsung,exynos5433-pinctrl + then: + properties: + reg: + minItems: 1 + maxItems: 2 + else: + properties: + reg: + minItems: 1 + maxItems: 1 + +additionalProperties: false + +examples: + - | + #include + + pinctrl@7f008000 { + compatible =3D "samsung,s3c64xx-pinctrl"; + reg =3D <0x7f008000 0x1000>; + interrupt-parent =3D <&vic1>; + interrupts =3D <21>; + + wakeup-interrupt-controller { + compatible =3D "samsung,s3c64xx-wakeup-eint"; + interrupts-extended =3D <&vic0 0>, + <&vic0 1>, + <&vic1 0>, + <&vic1 1>; + }; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpa-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + // ... + + uart0-data-pins { + samsung,pins =3D "gpa-0", "gpa-1"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + }; + + // ... + }; + + - | + #include + #include + + pinctrl@11400000 { + compatible =3D "samsung,exynos4210-pinctrl"; + reg =3D <0x11400000 0x1000>; + interrupts =3D ; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sleep0>; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpa0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + // ... + + uart0-data-pins { + samsung,pins =3D "gpa0-0", "gpa0-1"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + // ... + + sleep0: sleep-state { + gpa0-0-pin { + samsung,pins =3D "gpa0-0"; + samsung,pin-con-pdn =3D ; + samsung,pin-pud-pdn =3D ; + }; + + gpa0-1-pin { + samsung,pins =3D "gpa0-1"; + samsung,pin-con-pdn =3D ; + samsung,pin-pud-pdn =3D ; + }; + + // ... + }; + }; + + - | + #include + #include + + pinctrl@11000000 { + compatible =3D "samsung,exynos4210-pinctrl"; + reg =3D <0x11000000 0x1000>; + interrupts =3D ; + + wakeup-interrupt-controller { + compatible =3D "samsung,exynos4210-wakeup-eint"; + interrupt-parent =3D <&gic>; + interrupts =3D ; + }; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpj0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + /* Pin bank without external interrupts */ + gpy0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + }; + + /* Pin bank with external direct wake-up interrupts */ + gpx0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + interrupt-parent =3D <&gic>; + interrupts =3D , + , + , + , + , + , + , + ; + #interrupt-cells =3D <2>; + }; + + // ... + + sd0-clk-pins { + samsung,pins =3D "gpk0-0"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + sd4-bus-width8-pins { + part-1-pins { + samsung,pins =3D "gpk0-3", "gpk0-4", + "gpk0-5", "gpk0-6"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + part-2-pins { + samsung,pins =3D "gpk1-3", "gpk1-4", + "gpk1-5", "gpk1-6"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + }; + + // ... + + otg-gp-pins { + samsung,pins =3D "gpx3-3"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + samsung,pin-val =3D <0>; + }; + }; + + - | + #include + #include + + pinctrl@10580000 { + compatible =3D "samsung,exynos5433-pinctrl"; + reg =3D <0x10580000 0x1a20>, <0x11090000 0x100>; + + pinctrl-names =3D "default"; + pinctrl-0 =3D <&initial_alive>; + + wakeup-interrupt-controller { + compatible =3D "samsung,exynos7-wakeup-eint"; + interrupts =3D ; + }; + + /* Pin bank with external direct wake-up interrupts */ + gpa0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + + interrupt-controller; + interrupt-parent =3D <&gic>; + interrupts =3D , + , + , + , + , + , + , + ; + #interrupt-cells =3D <2>; + }; + + // ... + + te-irq-pins { + samsung,pins =3D "gpf1-3"; + samsung,pin-function =3D <0xf>; + }; + + // .. + + initial_alive: initial-state { + gpa0-0-pin { + samsung,pins =3D "gpa0-0"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + // ... + }; + }; + + - | + #include + #include + + pinctrl@114b0000 { + compatible =3D "samsung,exynos5433-pinctrl"; + reg =3D <0x114b0000 0x1000>; + interrupts =3D ; + power-domains =3D <&pd_aud>; + + /* Pin bank with external GPIO or muxed external wake-up interrupt= s */ + gpz0-gpio-bank { + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + + // ... + + i2s0-bus-pins { + samsung,pins =3D "gpz0-0", "gpz0-1", "gpz0-2", "gpz0-3", + "gpz0-4", "gpz0-5", "gpz0-6"; + samsung,pin-function =3D ; + samsung,pin-pud =3D ; + samsung,pin-drv =3D ; + }; + + // ... + }; diff --git a/Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt = b/Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt deleted file mode 100644 index 9e70edceb21b..000000000000 --- a/Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt +++ /dev/null @@ -1,383 +0,0 @@ -Samsung GPIO and Pin Mux/Config controller - -Samsung's ARM based SoC's integrates a GPIO and Pin mux/config hardware -controller. It controls the input/output settings on the available pads/pi= ns -and also provides ability to multiplex and configure the output of various -on-chip controllers onto these pads. - -Required Properties: -- compatible: should be one of the following. - - "samsung,s3c2412-pinctrl": for S3C2412-compatible pin-controller, - - "samsung,s3c2416-pinctrl": for S3C2416-compatible pin-controller, - - "samsung,s3c2440-pinctrl": for S3C2440-compatible pin-controller, - - "samsung,s3c2450-pinctrl": for S3C2450-compatible pin-controller, - - "samsung,s3c64xx-pinctrl": for S3C64xx-compatible pin-controller, - - "samsung,s5pv210-pinctrl": for S5PV210-compatible pin-controller, - - "samsung,exynos3250-pinctrl": for Exynos3250 compatible pin-controller. - - "samsung,exynos4210-pinctrl": for Exynos4210 compatible pin-controller. - - "samsung,exynos4x12-pinctrl": for Exynos4x12 compatible pin-controller. - - "samsung,exynos5250-pinctrl": for Exynos5250 compatible pin-controller. - - "samsung,exynos5260-pinctrl": for Exynos5260 compatible pin-controller. - - "samsung,exynos5410-pinctrl": for Exynos5410 compatible pin-controller. - - "samsung,exynos5420-pinctrl": for Exynos5420 compatible pin-controller. - - "samsung,exynos5433-pinctrl": for Exynos5433 compatible pin-controller. - - "samsung,exynos7-pinctrl": for Exynos7 compatible pin-controller. - - "samsung,exynos7885-pinctrl": for Exynos7885 compatible pin-controller. - - "samsung,exynos850-pinctrl": for Exynos850 compatible pin-controller. - - "samsung,exynosautov9-pinctrl": for ExynosAutov9 compatible pin-contro= ller. - -- reg: Base address of the pin controller hardware module and length of - the address space it occupies. - - - reg: Second base address of the pin controller if the specific registe= rs - of the pin controller are separated into the different base address. - - Eg: GPF[1-5] of Exynos5433 are separated into the two base address. - - First base address is for GPAx and GPF[1-5] external interrupt - registers. - - Second base address is for GPF[1-5] pinctrl registers. - - pinctrl_0: pinctrl@10580000 { - compatible =3D "samsung,exynos5433-pinctrl"; - reg =3D <0x10580000 0x1a20>, <0x11090000 0x100>; - - wakeup-interrupt-controller { - compatible =3D "samsung,exynos7-wakeup-eint"; - interrupts =3D <0 16 0>; - }; - }; - -- Pin banks as child nodes: Pin banks of the controller are represented by= child - nodes of the controller node. Bank name is taken from name of the node. = Each - bank node must contain following properties: - - - gpio-controller: identifies the node as a gpio controller and pin bank. - - #gpio-cells: number of cells in GPIO specifier. Since the generic GPIO - binding is used, the amount of cells must be specified as 2. See the b= elow - mentioned gpio binding representation for description of particular ce= lls. - - Eg: <&gpx2 6 0> - <[phandle of the gpio controller node] - [pin number within the gpio controller] - [flags]> - - Values for gpio specifier: - - Pin number: is a value between 0 to 7. - - Flags: 0 - Active High - 1 - Active Low - -- Pin mux/config groups as child nodes: The pin mux (selecting pin function - mode) and pin config (pull up/down, driver strength) settings are repres= ented - as child nodes of the pin-controller node. There should be at least one - child node and there is no limit on the count of these child nodes. It is - also possible for a child node to consist of several further child nodes - to allow grouping multiple pinctrl groups into one. The format of second - level child nodes is exactly the same as for first level ones and is - described below. - - The child node should contain a list of pin(s) on which a particular pin - function selection or pin configuration (or both) have to applied. This - list of pins is specified using the property name "samsung,pins". There - should be at least one pin specified for this property and there is no u= pper - limit on the count of pins that can be specified. The pins are specified - using pin names which are derived from the hardware manual of the SoC. As - an example, the pins in GPA0 bank of the pin controller can be represent= ed - as "gpa0-0", "gpa0-1", "gpa0-2" and so on. The names should be in lower = case. - The format of the pin names should be (as per the hardware manual) - "[pin bank name]-[pin number within the bank]". - - The pin function selection that should be applied on the pins listed in = the - child node is specified using the "samsung,pin-function" property. The v= alue - of this property that should be applied to each of the pins listed in the - "samsung,pins" property should be picked from the hardware manual of the= SoC - for the specified pin group. This property is optional in the child node= if - no specific function selection is desired for the pins listed in the chi= ld - node. The value of this property is used as-is to program the pin-contro= ller - function selector register of the pin-bank. - - The child node can also optionally specify one or more of the pin - configuration that should be applied on all the pins listed in the - "samsung,pins" property of the child node. The following pin configurati= on - properties are supported. - - - samsung,pin-val: Initial value of pin output buffer. - - samsung,pin-pud: Pull up/down configuration. - - samsung,pin-drv: Drive strength configuration. - - samsung,pin-pud-pdn: Pull up/down configuration in power down mode. - - samsung,pin-drv-pdn: Drive strength configuration in power down mode. - - The values specified by these config properties should be derived from t= he - hardware manual and these values are programmed as-is into the pin - pull up/down and driver strength register of the pin-controller. - - Note: A child should include at least a pin function selection property = or - pin configuration property (one or more) or both. - - The client nodes that require a particular pin function selection and/or - pin configuration should use the bindings listed in the "pinctrl-binding= s.txt" - file. - -External GPIO and Wakeup Interrupts: - -The controller supports two types of external interrupts over gpio. The fi= rst -is the external gpio interrupt and second is the external wakeup interrupt= s. -The difference between the two is that the external wakeup interrupts can = be -used as system wakeup events. - -A. External GPIO Interrupts: For supporting external gpio interrupts, the - following properties should be specified in the pin-controller device n= ode. - - - interrupts: interrupt specifier for the controller. The format and va= lue of - the interrupt specifier depends on the interrupt parent for the contr= oller. - - In addition, following properties must be present in node of every bank - of pins supporting GPIO interrupts: - - - interrupt-controller: identifies the controller node as interrupt-par= ent. - - #interrupt-cells: the value of this property should be 2. - - First Cell: represents the external gpio interrupt number local to = the - external gpio interrupt space of the controller. - - Second Cell: flags to identify the type of the interrupt - - 1 =3D rising edge triggered - - 2 =3D falling edge triggered - - 3 =3D rising and falling edge triggered - - 4 =3D high level triggered - - 8 =3D low level triggered - -B. External Wakeup Interrupts: For supporting external wakeup interrupts, a - child node representing the external wakeup interrupt controller should= be - included in the pin-controller device node. - - Only one pin-controller device node can include external wakeup interru= pts - child node (in other words, only one External Wakeup Interrupts - pin-controller is supported). - - This child node should include following properties: - - - compatible: identifies the type of the external wakeup interrupt cont= roller - The possible values are: - - samsung,s3c2410-wakeup-eint: represents wakeup interrupt controller - found on Samsung S3C24xx SoCs except S3C2412 and S3C2413, - - samsung,s3c2412-wakeup-eint: represents wakeup interrupt controller - found on Samsung S3C2412 and S3C2413 SoCs, - - samsung,s3c64xx-wakeup-eint: represents wakeup interrupt controller - found on Samsung S3C64xx SoCs, - - samsung,s5pv210-wakeup-eint: represents wakeup interrupt controller - found on Samsung S5Pv210 SoCs, - - samsung,exynos4210-wakeup-eint: represents wakeup interrupt control= ler - found on Samsung Exynos4210 and S5PC110/S5PV210 SoCs. - - samsung,exynos7-wakeup-eint: represents wakeup interrupt controller - found on Samsung Exynos7 SoC. - - interrupts: interrupt used by multiplexed wakeup interrupts. - - In addition, following properties must be present in node of every bank - of pins supporting wake-up interrupts: - - - interrupt-controller: identifies the node as interrupt-parent. - - #interrupt-cells: the value of this property should be 2 - - First Cell: represents the external wakeup interrupt number local to - the external wakeup interrupt space of the controller. - - Second Cell: flags to identify the type of the interrupt - - 1 =3D rising edge triggered - - 2 =3D falling edge triggered - - 3 =3D rising and falling edge triggered - - 4 =3D high level triggered - - 8 =3D low level triggered - - Node of every bank of pins supporting direct wake-up interrupts (without - multiplexing) must contain following properties: - - - interrupts: interrupts of the interrupt parent which are used for ext= ernal - wakeup interrupts from pins of the bank, must contain interrupts for = all - pins of the bank. - -Aliases: - -All the pin controller nodes should be represented in the aliases node usi= ng -the following format 'pinctrl{n}' where n is a unique number for the alias. - -Aliases for controllers compatible with "samsung,exynos7-pinctrl": -- pinctrl0: pin controller of ALIVE block, -- pinctrl1: pin controller of BUS0 block, -- pinctrl2: pin controller of NFC block, -- pinctrl3: pin controller of TOUCH block, -- pinctrl4: pin controller of FF block, -- pinctrl5: pin controller of ESE block, -- pinctrl6: pin controller of FSYS0 block, -- pinctrl7: pin controller of FSYS1 block, -- pinctrl8: pin controller of BUS1 block, -- pinctrl9: pin controller of AUDIO block, - -Example: A pin-controller node with pin banks: - - pinctrl_0: pinctrl@11400000 { - compatible =3D "samsung,exynos4210-pinctrl"; - reg =3D <0x11400000 0x1000>; - interrupts =3D <0 47 0>; - - /* ... */ - - /* Pin bank without external interrupts */ - gpy0: gpy0 { - gpio-controller; - #gpio-cells =3D <2>; - }; - - /* ... */ - - /* Pin bank with external GPIO or muxed wake-up interrupts */ - gpj0: gpj0 { - gpio-controller; - #gpio-cells =3D <2>; - - interrupt-controller; - #interrupt-cells =3D <2>; - }; - - /* ... */ - - /* Pin bank with external direct wake-up interrupts */ - gpx0: gpx0 { - gpio-controller; - #gpio-cells =3D <2>; - - interrupt-controller; - interrupt-parent =3D <&gic>; - interrupts =3D <0 16 0>, <0 17 0>, <0 18 0>, <0 19 0>, - <0 20 0>, <0 21 0>, <0 22 0>, <0 23 0>; - #interrupt-cells =3D <2>; - }; - - /* ... */ - }; - -Example 1: A pin-controller node with pin groups. - - #include - - pinctrl_0: pinctrl@11400000 { - compatible =3D "samsung,exynos4210-pinctrl"; - reg =3D <0x11400000 0x1000>; - interrupts =3D <0 47 0>; - - /* ... */ - - uart0_data: uart0-data { - samsung,pins =3D "gpa0-0", "gpa0-1"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - uart0_fctl: uart0-fctl { - samsung,pins =3D "gpa0-2", "gpa0-3"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - uart1_data: uart1-data { - samsung,pins =3D "gpa0-4", "gpa0-5"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - uart1_fctl: uart1-fctl { - samsung,pins =3D "gpa0-6", "gpa0-7"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - i2c2_bus: i2c2-bus { - samsung,pins =3D "gpa0-6", "gpa0-7"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - - sd4_bus8: sd4-bus-width8 { - part-1 { - samsung,pins =3D "gpk0-3", "gpk0-4", - "gpk0-5", "gpk0-6"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - part-2 { - samsung,pins =3D "gpk1-3", "gpk1-4", - "gpk1-5", "gpk1-6"; - samsung,pin-function =3D ; - samsung,pin-pud =3D ; - samsung,pin-drv =3D ; - }; - }; - }; - -Example 2: A pin-controller node with external wakeup interrupt controller= node. - - pinctrl_1: pinctrl@11000000 { - compatible =3D "samsung,exynos4210-pinctrl"; - reg =3D <0x11000000 0x1000>; - interrupts =3D <0 46 0> - - /* ... */ - - wakeup-interrupt-controller { - compatible =3D "samsung,exynos4210-wakeup-eint"; - interrupt-parent =3D <&gic>; - interrupts =3D <0 32 0>; - }; - }; - -Example 3: A uart client node that supports 'default' and 'flow-control' s= tates. - - uart@13800000 { - compatible =3D "samsung,exynos4210-uart"; - reg =3D <0x13800000 0x100>; - interrupts =3D <0 52 0>; - pinctrl-names =3D "default", "flow-control; - pinctrl-0 =3D <&uart0_data>; - pinctrl-1 =3D <&uart0_data>, <&uart0_fctl>; - }; - -Example 4: Set up the default pin state for uart controller. - - static int s3c24xx_serial_probe(struct platform_device *pdev) { - struct pinctrl *pinctrl; - - /* ... */ - - pinctrl =3D devm_pinctrl_get_select_default(&pdev->dev); - } - -Example 5: A display port client node that supports 'default' pinctrl state - and gpio binding. - - display-port-controller { - /* ... */ - - samsung,hpd-gpio =3D <&gpx2 6 0>; - pinctrl-names =3D "default"; - pinctrl-0 =3D <&dp_hpd>; - }; - -Example 6: Request the gpio for display port controller - - static int exynos_dp_probe(struct platform_device *pdev) - { - int hpd_gpio, ret; - struct device *dev =3D &pdev->dev; - struct device_node *dp_node =3D dev->of_node; - - /* ... */ - - hpd_gpio =3D of_get_named_gpio(dp_node, "samsung,hpd-gpio", 0); - - /* ... */ - - ret =3D devm_gpio_request_one(&pdev->dev, hpd_gpio, GPIOF_IN, - "hpd_gpio"); - /* ... */ - } diff --git a/MAINTAINERS b/MAINTAINERS index 5ea5655a29c3..33005c10e956 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15242,7 +15242,7 @@ L: linux-samsung-soc@vger.kernel.org S: Maintained Q: https://patchwork.kernel.org/project/linux-samsung-soc/list/ T: git git://git.kernel.org/pub/scm/linux/kernel/git/pinctrl/samsung.git -F: Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt +F: Documentation/devicetree/bindings/pinctrl/samsung,pinctrl*yaml F: drivers/pinctrl/samsung/ F: include/dt-bindings/pinctrl/samsung.h =20 --=20 2.32.0