From nobody Sun Sep 22 15:36:29 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 37959C43217 for ; Thu, 2 Dec 2021 06:27:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1355744AbhLBGbH (ORCPT ); Thu, 2 Dec 2021 01:31:07 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:41996 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S239178AbhLBGbD (ORCPT ); Thu, 2 Dec 2021 01:31:03 -0500 X-UUID: 1c5d5d82a5bc41beae5f692df0281756-20211202 X-UUID: 1c5d5d82a5bc41beae5f692df0281756-20211202 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1981536858; Thu, 02 Dec 2021 14:27:36 +0800 Received: from mtkcas11.mediatek.inc (172.21.101.40) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Thu, 2 Dec 2021 14:27:35 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas11.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 2 Dec 2021 14:27:34 +0800 From: Moudy Ho To: Mauro Carvalho Chehab , Rob Herring , Matthias Brugger , Hans Verkuil , Jernej Skrabec CC: Chun-Kuang Hu , Geert Uytterhoeven , Rob Landley , Laurent Pinchart , , , , , , Alexandre Courbot , , , , , AngeloGioacchino Del Regno , Maoguang Meng , daoyuan huang , Ping-Hsun Wu , , , , , , , , , Subject: [PATCH v10 2/3] dts: arm64: mt8183: add Mediatek MDP3 nodes Date: Thu, 2 Dec 2021 14:27:32 +0800 Message-ID: <20211202062733.20338-3-moudy.ho@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211202062733.20338-1-moudy.ho@mediatek.com> References: <20211202062733.20338-1-moudy.ho@mediatek.com> MIME-Version: 1.0 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device nodes for Media Data Path 3 (MDP3) modules. Signed-off-by: Moudy Ho --- arch/arm64/boot/dts/mediatek/mt8183.dtsi | 115 ++++++++++++++++++++++- 1 file changed, 114 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts= /mediatek/mt8183.dtsi index ba4584faca5a..e4dc76b04438 100644 --- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi @@ -1325,6 +1325,85 @@ mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0 0x1000>; }; =20 + mdp3_rdma0: mdp3_rdma0@14001000 { + compatible =3D "mediatek,mt8183-mdp3", + "mediatek,mt8183-mdp3-rdma"; + mediatek,scp =3D <&scp>; + mediatek,mdp3-id =3D <0>; + mediatek,mdp3-comps =3D "mediatek,mt8183-mdp3-dl1", + "mediatek,mt8183-mdp3-dl2", + "mediatek,mt8183-mdp3-path1", + "mediatek,mt8183-mdp3-path2", + "mediatek,mt8183-mdp3-imgi", + "mediatek,mt8183-mdp3-exto"; + mediatek,mdp3-comp-ids =3D <0 1 0 1 0 1>; + reg =3D <0 0x14001000 0 0x1000>, + <0 0x14000000 0 0x1000>, + <0 0x14005000 0 0x1000>, + <0 0x14006000 0 0x1000>, + <0 0x15020000 0 0x1000>; + mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x1000 0x1000>, + <&gce SUBSYS_1400XXXX 0 0x1000>, + <&gce SUBSYS_1400XXXX 0x5000 0x1000>, + <&gce SUBSYS_1400XXXX 0x6000 0x1000>, + <&gce SUBSYS_1502XXXX 0 0x1000>; + power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; + clocks =3D <&mmsys CLK_MM_MDP_RDMA0>, + <&mmsys CLK_MM_MDP_RSZ1>, + <&mmsys CLK_MM_MDP_DL_TXCK>, + <&mmsys CLK_MM_MDP_DL_RX>, + <&mmsys CLK_MM_IPU_DL_TXCK>, + <&mmsys CLK_MM_IPU_DL_RX>; + iommus =3D <&iommu M4U_PORT_MDP_RDMA0>; + mediatek,mmsys =3D <&mmsys>; + mediatek,mm-mutex =3D <&mutex>; + mediatek,mailbox-gce =3D <&gce>; + mboxes =3D <&gce 20 CMDQ_THR_PRIO_LOWEST 0>, + <&gce 21 CMDQ_THR_PRIO_LOWEST 0>, + <&gce 22 CMDQ_THR_PRIO_LOWEST 0>, + <&gce 23 CMDQ_THR_PRIO_LOWEST 0>; + gce-subsys =3D <&gce 0x14000000 SUBSYS_1400XXXX>, + <&gce 0x14010000 SUBSYS_1401XXXX>, + <&gce 0x14020000 SUBSYS_1402XXXX>, + <&gce 0x15020000 SUBSYS_1502XXXX>; + }; + + mdp3_rsz0: mdp3_rsz0@14003000 { + compatible =3D "mediatek,mt8183-mdp3-rsz"; + mediatek,mdp3-id =3D <0>; + reg =3D <0 0x14003000 0 0x1000>; + mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x3000 0x1000>; + clocks =3D <&mmsys CLK_MM_MDP_RSZ0>; + }; + + mdp3_rsz1: mdp3_rsz1@14004000 { + compatible =3D "mediatek,mt8183-mdp3-rsz"; + mediatek,mdp3-id =3D <1>; + reg =3D <0 0x14004000 0 0x1000>; + mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x4000 0x1000>; + clocks =3D <&mmsys CLK_MM_MDP_RSZ1>; + }; + + mdp3_wrot0: mdp3_wrot0@14005000 { + compatible =3D "mediatek,mt8183-mdp3-wrot"; + mediatek,mdp3-id =3D <0>; + reg =3D <0 0x14005000 0 0x1000>; + mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x5000 0x1000>; + power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; + clocks =3D <&mmsys CLK_MM_MDP_WROT0>; + iommus =3D <&iommu M4U_PORT_MDP_WROT0>; + }; + + mdp3_wdma: mdp3_wdma@14006000 { + compatible =3D "mediatek,mt8183-mdp3-wdma"; + mediatek,mdp3-id =3D <0>; + reg =3D <0 0x14006000 0 0x1000>; + mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x6000 0x1000>; + power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; + clocks =3D <&mmsys CLK_MM_MDP_WDMA0>; + iommus =3D <&iommu M4U_PORT_MDP_WDMA0>; + }; + ovl0: ovl@14008000 { compatible =3D "mediatek,mt8183-disp-ovl"; reg =3D <0 0x14008000 0 0x1000>; @@ -1449,7 +1528,33 @@ interrupts =3D ; power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; mediatek,gce-events =3D , - ; + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; }; =20 larb0: larb@14017000 { @@ -1473,6 +1578,14 @@ power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; }; =20 + mdp3_ccorr: mdp3_ccorr@1401c000 { + compatible =3D "mediatek,mt8183-mdp3-ccorr"; + mediatek,mdp3-id =3D <0>; + reg =3D <0 0x1401c000 0 0x1000>; + mediatek,gce-client-reg =3D <&gce SUBSYS_1401XXXX 0xc000 0x1000>; + clocks =3D <&mmsys CLK_MM_MDP_CCORR>; + }; + imgsys: syscon@15020000 { compatible =3D "mediatek,mt8183-imgsys", "syscon"; reg =3D <0 0x15020000 0 0x1000>; --=20 2.18.0