From nobody Sun Sep 22 15:36:44 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 49CE4C43217 for ; Fri, 12 Nov 2021 10:58:06 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 39FA260F90 for ; Fri, 12 Nov 2021 10:58:06 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235005AbhKLLAz (ORCPT ); Fri, 12 Nov 2021 06:00:55 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:44056 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S234793AbhKLLAx (ORCPT ); Fri, 12 Nov 2021 06:00:53 -0500 X-UUID: 95b039a4c3644c9fb209da98e0765dc9-20211112 X-UUID: 95b039a4c3644c9fb209da98e0765dc9-20211112 Received: from mtkmbs10n1.mediatek.inc [(172.21.101.34)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-GCM-SHA384 256/256) with ESMTP id 713121679; Fri, 12 Nov 2021 18:57:59 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Fri, 12 Nov 2021 18:57:58 +0800 Received: from localhost.localdomain (10.17.3.154) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 12 Nov 2021 18:57:56 +0800 From: Yong Wu To: Matthias Brugger , Joerg Roedel , Rob Herring , Krzysztof Kozlowski , David Airlie , "Mauro Carvalho Chehab" CC: Evan Green , Robin Murphy , Tomasz Figa , Will Deacon , , , , , , , , , Matthias Kaehlcke , , , , , , Daniel Vetter , Chun-Kuang Hu , Philipp Zabel , Tiffany Lin , "Dafna Hirschfeld" , Hsin-Yi Wang , Eizan Miyamoto , , Frank Wunderlich , , , Subject: [PATCH v9 15/15] arm64: dts: mediatek: Get rid of mediatek,larb for MM nodes Date: Fri, 12 Nov 2021 18:55:09 +0800 Message-ID: <20211112105509.12010-16-yong.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211112105509.12010-1-yong.wu@mediatek.com> References: <20211112105509.12010-1-yong.wu@mediatek.com> MIME-Version: 1.0 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" After adding device_link between the IOMMU consumer and smi, the mediatek,larb is unnecessary now. CC: Matthias Brugger Signed-off-by: Yong Wu Reviewed-by: Evan Green --- arch/arm64/boot/dts/mediatek/mt8173.dtsi | 16 ---------------- arch/arm64/boot/dts/mediatek/mt8183.dtsi | 6 ------ 2 files changed, 22 deletions(-) diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts= /mediatek/mt8173.dtsi index d9e005ae5bb0..205c221696a6 100644 --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi @@ -1009,7 +1009,6 @@ <&mmsys CLK_MM_MUTEX_32K>; power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; iommus =3D <&iommu M4U_PORT_MDP_RDMA0>; - mediatek,larb =3D <&larb0>; mediatek,vpu =3D <&vpu>; }; =20 @@ -1020,7 +1019,6 @@ <&mmsys CLK_MM_MUTEX_32K>; power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; iommus =3D <&iommu M4U_PORT_MDP_RDMA1>; - mediatek,larb =3D <&larb4>; }; =20 mdp_rsz0: rsz@14003000 { @@ -1050,7 +1048,6 @@ clocks =3D <&mmsys CLK_MM_MDP_WDMA>; power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; iommus =3D <&iommu M4U_PORT_MDP_WDMA>; - mediatek,larb =3D <&larb0>; }; =20 mdp_wrot0: wrot@14007000 { @@ -1059,7 +1056,6 @@ clocks =3D <&mmsys CLK_MM_MDP_WROT0>; power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; iommus =3D <&iommu M4U_PORT_MDP_WROT0>; - mediatek,larb =3D <&larb0>; }; =20 mdp_wrot1: wrot@14008000 { @@ -1068,7 +1064,6 @@ clocks =3D <&mmsys CLK_MM_MDP_WROT1>; power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; iommus =3D <&iommu M4U_PORT_MDP_WROT1>; - mediatek,larb =3D <&larb4>; }; =20 ovl0: ovl@1400c000 { @@ -1078,7 +1073,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_OVL0>; iommus =3D <&iommu M4U_PORT_DISP_OVL0>; - mediatek,larb =3D <&larb0>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xc000 0x1000>; }; =20 @@ -1089,7 +1083,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_OVL1>; iommus =3D <&iommu M4U_PORT_DISP_OVL1>; - mediatek,larb =3D <&larb4>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xd000 0x1000>; }; =20 @@ -1100,7 +1093,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_RDMA0>; iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; - mediatek,larb =3D <&larb0>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xe000 0x1000>; }; =20 @@ -1111,7 +1103,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_RDMA1>; iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; - mediatek,larb =3D <&larb4>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xf000 0x1000>; }; =20 @@ -1122,7 +1113,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_RDMA2>; iommus =3D <&iommu M4U_PORT_DISP_RDMA2>; - mediatek,larb =3D <&larb4>; mediatek,gce-client-reg =3D <&gce SUBSYS_1401XXXX 0 0x1000>; }; =20 @@ -1133,7 +1123,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_WDMA0>; iommus =3D <&iommu M4U_PORT_DISP_WDMA0>; - mediatek,larb =3D <&larb0>; mediatek,gce-client-reg =3D <&gce SUBSYS_1401XXXX 0x1000 0x1000>; }; =20 @@ -1144,7 +1133,6 @@ power-domains =3D <&spm MT8173_POWER_DOMAIN_MM>; clocks =3D <&mmsys CLK_MM_DISP_WDMA1>; iommus =3D <&iommu M4U_PORT_DISP_WDMA1>; - mediatek,larb =3D <&larb4>; mediatek,gce-client-reg =3D <&gce SUBSYS_1401XXXX 0x2000 0x1000>; }; =20 @@ -1395,7 +1383,6 @@ <0 0x16027800 0 0x800>, /* VDEC_HWB */ <0 0x16028400 0 0x400>; /* VDEC_HWG */ interrupts =3D ; - mediatek,larb =3D <&larb1>; iommus =3D <&iommu M4U_PORT_HW_VDEC_MC_EXT>, <&iommu M4U_PORT_HW_VDEC_PP_EXT>, <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>, @@ -1463,7 +1450,6 @@ compatible =3D "mediatek,mt8173-vcodec-enc"; reg =3D <0 0x18002000 0 0x1000>; /* VENC_SYS */ interrupts =3D ; - mediatek,larb =3D <&larb3>; iommus =3D <&iommu M4U_PORT_VENC_RCPU>, <&iommu M4U_PORT_VENC_REC>, <&iommu M4U_PORT_VENC_BSDMA>, @@ -1491,7 +1477,6 @@ clock-names =3D "jpgdec-smi", "jpgdec"; power-domains =3D <&spm MT8173_POWER_DOMAIN_VENC>; - mediatek,larb =3D <&larb3>; iommus =3D <&iommu M4U_PORT_JPGDEC_WDMA>, <&iommu M4U_PORT_JPGDEC_BSDMA>; }; @@ -1525,7 +1510,6 @@ <&iommu M4U_PORT_VENC_CUR_CHROMA_SET2>, <&iommu M4U_PORT_VENC_REF_LUMA_SET2>, <&iommu M4U_PORT_VENC_REC_CHROMA_SET2>; - mediatek,larb =3D <&larb5>; mediatek,vpu =3D <&vpu>; clocks =3D <&topckgen CLK_TOP_VENC_LT_SEL>; clock-names =3D "venc_lt_sel"; diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts= /mediatek/mt8183.dtsi index bead8e486239..d214ff0f4f59 100644 --- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi @@ -1239,7 +1239,6 @@ power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; clocks =3D <&mmsys CLK_MM_DISP_OVL0>; iommus =3D <&iommu M4U_PORT_DISP_OVL0>; - mediatek,larb =3D <&larb0>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x8000 0x1000>; }; =20 @@ -1250,7 +1249,6 @@ power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; clocks =3D <&mmsys CLK_MM_DISP_OVL0_2L>; iommus =3D <&iommu M4U_PORT_DISP_2L_OVL0_LARB0>; - mediatek,larb =3D <&larb0>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0x9000 0x1000>; }; =20 @@ -1261,7 +1259,6 @@ power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; clocks =3D <&mmsys CLK_MM_DISP_OVL1_2L>; iommus =3D <&iommu M4U_PORT_DISP_2L_OVL1_LARB0>; - mediatek,larb =3D <&larb0>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xa000 0x1000>; }; =20 @@ -1272,7 +1269,6 @@ power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; clocks =3D <&mmsys CLK_MM_DISP_RDMA0>; iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; - mediatek,larb =3D <&larb0>; mediatek,rdma-fifo-size =3D <5120>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xb000 0x1000>; }; @@ -1284,7 +1280,6 @@ power-domains =3D <&spm MT8183_POWER_DOMAIN_DISP>; clocks =3D <&mmsys CLK_MM_DISP_RDMA1>; iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; - mediatek,larb =3D <&larb0>; mediatek,rdma-fifo-size =3D <2048>; mediatek,gce-client-reg =3D <&gce SUBSYS_1400XXXX 0xc000 0x1000>; }; @@ -1441,7 +1436,6 @@ compatible =3D "mediatek,mt8183-jpgenc", "mediatek,mtk-jpgenc"; reg =3D <0 0x17030000 0 0x1000>; interrupts =3D ; - mediatek,larb =3D <&larb4>; iommus =3D <&iommu M4U_PORT_JPGENC_RDMA>, <&iommu M4U_PORT_JPGENC_BSDMA>; power-domains =3D <&spm MT8183_POWER_DOMAIN_VENC>; --=20 2.18.0