From nobody Sun Sep 22 15:36:31 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4CA41C433EF for ; Fri, 12 Nov 2021 10:57:54 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 38F7460EE9 for ; Fri, 12 Nov 2021 10:57:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234995AbhKLLAn (ORCPT ); Fri, 12 Nov 2021 06:00:43 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:43698 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S234999AbhKLLAk (ORCPT ); Fri, 12 Nov 2021 06:00:40 -0500 X-UUID: ef0d2afa41874969bde11ddf457a4fb9-20211112 X-UUID: ef0d2afa41874969bde11ddf457a4fb9-20211112 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1658034167; Fri, 12 Nov 2021 18:57:47 +0800 Received: from mtkcas10.mediatek.inc (172.21.101.39) by mtkmbs10n2.mediatek.inc (172.21.101.183) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.792.3; Fri, 12 Nov 2021 18:57:46 +0800 Received: from localhost.localdomain (10.17.3.154) by mtkcas10.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Fri, 12 Nov 2021 18:57:44 +0800 From: Yong Wu To: Matthias Brugger , Joerg Roedel , Rob Herring , Krzysztof Kozlowski , David Airlie , "Mauro Carvalho Chehab" CC: Evan Green , Robin Murphy , Tomasz Figa , Will Deacon , , , , , , , , , Matthias Kaehlcke , , , , , , Daniel Vetter , Chun-Kuang Hu , Philipp Zabel , Tiffany Lin , "Dafna Hirschfeld" , Hsin-Yi Wang , Eizan Miyamoto , , Frank Wunderlich , , , Subject: [PATCH v9 14/15] arm: dts: mediatek: Get rid of mediatek,larb for MM nodes Date: Fri, 12 Nov 2021 18:55:08 +0800 Message-ID: <20211112105509.12010-15-yong.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20211112105509.12010-1-yong.wu@mediatek.com> References: <20211112105509.12010-1-yong.wu@mediatek.com> MIME-Version: 1.0 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" After adding device_link between the IOMMU consumer and smi, the mediatek,larb is unnecessary now. CC: Matthias Brugger Signed-off-by: Yong Wu Reviewed-by: Evan Green Tested-by: Frank Wunderlich # BPI-R2/MT7623 --- arch/arm/boot/dts/mt2701.dtsi | 2 -- arch/arm/boot/dts/mt7623n.dtsi | 5 ----- 2 files changed, 7 deletions(-) diff --git a/arch/arm/boot/dts/mt2701.dtsi b/arch/arm/boot/dts/mt2701.dtsi index 4776f85d6d5b..ef583cfd3baf 100644 --- a/arch/arm/boot/dts/mt2701.dtsi +++ b/arch/arm/boot/dts/mt2701.dtsi @@ -564,7 +564,6 @@ clock-names =3D "jpgdec-smi", "jpgdec"; power-domains =3D <&scpsys MT2701_POWER_DOMAIN_ISP>; - mediatek,larb =3D <&larb2>; iommus =3D <&iommu MT2701_M4U_PORT_JPGDEC_WDMA>, <&iommu MT2701_M4U_PORT_JPGDEC_BSDMA>; }; @@ -577,7 +576,6 @@ clocks =3D <&imgsys CLK_IMG_VENC>; clock-names =3D "jpgenc"; power-domains =3D <&scpsys MT2701_POWER_DOMAIN_ISP>; - mediatek,larb =3D <&larb2>; iommus =3D <&iommu MT2701_M4U_PORT_JPGENC_RDMA>, <&iommu MT2701_M4U_PORT_JPGENC_BSDMA>; }; diff --git a/arch/arm/boot/dts/mt7623n.dtsi b/arch/arm/boot/dts/mt7623n.dtsi index bcb0846e29fd..3adab5cd1fef 100644 --- a/arch/arm/boot/dts/mt7623n.dtsi +++ b/arch/arm/boot/dts/mt7623n.dtsi @@ -121,7 +121,6 @@ clock-names =3D "jpgdec-smi", "jpgdec"; power-domains =3D <&scpsys MT2701_POWER_DOMAIN_ISP>; - mediatek,larb =3D <&larb2>; iommus =3D <&iommu MT2701_M4U_PORT_JPGDEC_WDMA>, <&iommu MT2701_M4U_PORT_JPGDEC_BSDMA>; }; @@ -144,7 +143,6 @@ interrupts =3D ; clocks =3D <&mmsys CLK_MM_DISP_OVL>; iommus =3D <&iommu MT2701_M4U_PORT_DISP_OVL_0>; - mediatek,larb =3D <&larb0>; }; =20 rdma0: rdma@14008000 { @@ -154,7 +152,6 @@ interrupts =3D ; clocks =3D <&mmsys CLK_MM_DISP_RDMA>; iommus =3D <&iommu MT2701_M4U_PORT_DISP_RDMA>; - mediatek,larb =3D <&larb0>; }; =20 wdma@14009000 { @@ -164,7 +161,6 @@ interrupts =3D ; clocks =3D <&mmsys CLK_MM_DISP_WDMA>; iommus =3D <&iommu MT2701_M4U_PORT_DISP_WDMA>; - mediatek,larb =3D <&larb0>; }; =20 bls: pwm@1400a000 { @@ -215,7 +211,6 @@ interrupts =3D ; clocks =3D <&mmsys CLK_MM_DISP_RDMA1>; iommus =3D <&iommu MT2701_M4U_PORT_DISP_RDMA1>; - mediatek,larb =3D <&larb0>; }; =20 dpi0: dpi@14014000 { --=20 2.18.0