From nobody Sun Feb 8 23:41:55 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2163334D907 for ; Wed, 28 Jan 2026 09:54:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594059; cv=none; b=nzVryw6C3xhI+3WN3VVLvbPgetlDGvcloUTFFYG1iAzNIqyKdacNwLJrG6HWEtPUwkRL1MhPqygspHT8+yzq7JK15djvi1oKGExyIeIDrxRDS1yXc9PxO4YVHJ4G109u5nRTpONvVwxQY2nrUTY/gQDpmkeMxmIN5tYSnyoxS1U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769594059; c=relaxed/simple; bh=8OOj3Wng4dXaPJsiDwVOM1LzCgSn6Um4RNSrv4895sE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=OM3M6sdzT8DE30XoCD1JLLsGEgVMcHWxyVdt1t+RJH2hdnLMrIRG3n3cn780ekiO1H4TdgHmOmTKuXv54ELFwmylv8Hyval93Cs+XXx3e9os++tMC3j0IhHijmeqGbQbjaQHTRFwn7Uyp7JycN/RuP4hZcI0Ix6FsX4QGd2xhqA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=jIlDeW1b; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="jIlDeW1b" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-48039fdc8aeso35034975e9.3 for ; Wed, 28 Jan 2026 01:54:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769594056; x=1770198856; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=93zs4bIGQjJ2eAJOoDnsMxPVORSrFYYCc5PKWJTbXFs=; b=jIlDeW1b5o+cBEAZCUzsZAh8M9q4DYiYmboP2EEsyi+j0vGBio5x7tM5+LAPaK0PS5 iimWiGFtjCbecEYRSDsDg2gU7PYlC+Lm2Lvu+oSt3K5ClCeTzd4Blj8VAI9NpR0P5aXr qccMfRpjoJDqMgvjDAJXXWsf5qNGc/tK9KovUWK4uLejHihh1WAdMmYnS/LOM8MgXTeG jxTMosnVUhiaoHlDrlAFDVccAs17qONeVC3iUZmNfPCrfNozvTiKbRy1vKA+1ea25UAc xala84Bx/9BYOZ02ZRuFWj25SuuP2dp7tVymeTQxht+p4YlwrEdiP7R40n/YJqnI6qnK Y0bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769594056; x=1770198856; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=93zs4bIGQjJ2eAJOoDnsMxPVORSrFYYCc5PKWJTbXFs=; b=nyzFmdBy/0sgaiA1VYOTVTyrevH1v9Y+udxa/4Dpc1N/0/5PycQFO2Z2HY1EjQV6VV Gvar2cRpTszWWDb5nP2lA3HnYfSlv2jPfgwH9XCyJw4a0kp8AtdJ6EAZ/cb7WzYartxf Q+hBPZz0MxpEzFHoH2xTTMjLukrFcnVqDZl2RPf+iQQwX+5A07iQBm+wpUN6oRgq4m1Z SvBUBhbzwPmRZbvHp91XKMbWpeokDpKr5F2sZ+sUmeyvew9NBaIr6+2q6pl0l/JcffPl 5IibEGKA5mvZipRtXRntwgAmOlaIHlse43bG5sMlpVXEDd8Hhj35y0YRh+CWtUfWRV0n B/6g== X-Forwarded-Encrypted: i=1; AJvYcCUahdbpzi3m70k8xmdUSZ9mTmw2b83gLeeghDGvhau2rPvnVbx0A60Xl27WR00zAU0dLdATpF4pPDuLbWs=@vger.kernel.org X-Gm-Message-State: AOJu0YwcBwJJ33FzShdAi9tfQBK8kpdes1RILjxv/Siu5a1SsGbnPUTp FFXksaMcqz/+atVCGI+5inAV+mFI9R4hsNkAB5FEVObezkY7Qob88PGQDB7eDj2+fpE= X-Gm-Gg: AZuq6aIcwPuAxuwAQF7mbQhIFfP87Ls+gy8NcM+QqGSlG7d/e8t8lWk//ljIgvvtodp X2g83nj8rIngA2nzFkjx+HBv/ZcBHoSh+6v4WrfWUuTgz/fyCW7Sb44ASwozw42GOgArqLshlVp U/qurSV7tN0LbqXRPTkdbW4n6ZKQE+hNM3D5vlQhkmQKONG89A9L99In4FNFLahjuYtabPfUVAH 4MX6VYKiIEoMr+7I3cVooVv8x6sTaV2DQcgYr4BAiyEWZo0N/n4RxuBn0Y0b88TQB52LyNXuaZg YfDyQsLDed0xBBB39liTUE42QKK/jT8qf3trdF/PutQ2gSBF7BAWoWBLP1m9vliBldAxVfE8qu0 NYpM2uuWK1hg/AXV2/a84MsAjZc8IrtDzEB41HNbCIVT+TUWG2vzwks0vO+RiZ5j5JtmvIQPPx3 SyeWV3Hz1DAy7k/fRc X-Received: by 2002:a05:600c:1d8c:b0:47b:deb9:f8a with SMTP id 5b1f17b1804b1-48069c7c4eemr58122425e9.30.1769594056369; Wed, 28 Jan 2026 01:54:16 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e1354114sm5903050f8f.42.2026.01.28.01.54.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 Jan 2026 01:54:15 -0800 (PST) Date: Wed, 28 Jan 2026 12:54:13 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, netdev@vger.kernel.org, linaro-s32@linaro.org Subject: [PATCH v5 3/3] dts: s32g: Add GPR syscon region Message-ID: <1fbfa51de753039f132edc2554c41667e00c0176.1769592679.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v5: no change v4: no change v3: no change v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0