From nobody Thu Mar 5 08:13:32 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4FF37332913 for ; Mon, 16 Feb 2026 16:25:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771259105; cv=none; b=JdWh56L16wBCn9ctRrgH4Ekiqyy1bG3LKpsfVHt9+CAy6uAE5YYAPhQGc3sTmoU+7w7Cjxt/mStmoPj/8HegVO8RC/qQefuy8Ydq//VJd97IxblLaYzH+nZRyrQQSspptbnxPZTvu0qR0GTTBt2PfESDnbup+QzryIrPGYLrLxI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1771259105; c=relaxed/simple; bh=sgoCbBoYNzTc3UoGS0Kh1lsKtt48BqJWnj49kckaYJY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HRbZLkpBZWBZ2GQOHFR2Q429W1Y3oldLgui0qc9+iOZAhgxHmTqsamKEuu6IF9ZjJcUSJPz2d908uk15Ru9cQJV2Hr21MRt1o9lixXVjKOZV1gE0B0Qb5+7G6FqtxbUR5tmv6MCGOax8AEK9NlqAHtzjEm3EZBnihhtBkXXmwdg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mIxF3Cnf; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mIxF3Cnf" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-43638a3330dso2694185f8f.0 for ; Mon, 16 Feb 2026 08:25:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1771259102; x=1771863902; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=SJLEWAJZbkTSUhDN6FgXaNbVOkziSPvNw1KOrm6JAtg=; b=mIxF3CnfX0TojVBzbSEfUau4LMbbFxn6+KYYwRAFNjUyTAWDR9V1FtToWUH8Iwq58h ulgQXijYajbbqfYcFz03VO9wAPV3Qh8ZUUplvZIiyNcgMc8kGqLb13EWHLqv2PVcBL/C ZmRu7IQpRsZ5WdG4lGFw2/auRUYFV05NLC+90TiA73B5dJU3KsNigO0NtObE1r/fh8Pm w22pYoxk2FhNYiw4MaJLSGwr43ICFq1wWfgJJo9Vu0y8SKJfQBXpriJQ9APH+G6PZEM6 bE6Hh750UfHVNljpkBz4y9wP9UiGyvHx50nMAfI7uxb8Bz7DOKoUqNERVtETB5jW7bZ+ ukpQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1771259102; x=1771863902; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=SJLEWAJZbkTSUhDN6FgXaNbVOkziSPvNw1KOrm6JAtg=; b=sYh2TB4z3Hjh51+Ci8Z6z8aMx0LkbZ/1kSgesnQHBhKk/fNMWlPIbG/7AB2TfFh4XW 7oIbA/VEk2P9fyZPlArYrSUc0WOcqSL//33yZOUCFcyGCj9z4ssXqswcvWepwE2a4tru 3ImU5Mx7t2Ehlrg/Vh2WsLq36xfghk6Cdarwty+xt1ATXM8sixF9kQROl2ZkWzSDv/9o p+hgXP5o6AuIl26G9pjGuTtytYzAzzd4h5y2mFvqekhS65CcWn0M1nGi7AQ8IPI67szb 3daOglLKMzSH4AbpoZKUXubo3Yg3/YRVxWGVEOcIx01p3JeCPOg7O9K+KxbazcnLTg0/ KIxQ== X-Forwarded-Encrypted: i=1; AJvYcCU/SG5sHmREPpCXjy/iWAzBfX0lcaKunuT9JTPocNx238lCH9E6VvdvcuRAQ2T7qLm14f96jDnoVNcGKHM=@vger.kernel.org X-Gm-Message-State: AOJu0YzvIfHPa0iIZ5l3dGxcX4PAsidn/Q2XsYZCxZas+7GFg2ID2yC3 qKGa04huekWi4tQg7oQ+dX41qS1F53cJUqcRLoy0ERT8yTHBowO/MbA8 X-Gm-Gg: AZuq6aLXogfv9Xtp1Ke3ra9+E2imf2Cf23tnHxpMnkG95SpXnAVNx4H+hwecbhKmx5x fqLeq+ZZNomfrBxhWDu+OrVz76UuP0Y1V1E70JHWAxT1pqUMeWN3s8ZEZS9IDZe5Q4sqN1mmyqN gwI9hqIay5Nqgy16qzTq71Ds1GyTlhjVcHdXPKPm1bMT0TBpPvk5b/gShUinV1exWhQl7FydmFr kF9FLsj6J9Hq09ljIBlsTgXS09tWq5/i+bKcx8HhOqgFlFipgCdT6UqojnTq6h8+guJHP5pvoID rQRB/rCaNQKDnIhjiyItcyr9mgjORF7ljX6oIga19Jt+i3eWhtuEFkC/lmV8poqno+XxtF4U4Ps i4ocbKIwdn6thvvh3weT7n/897LUpn8o1Z4ZwsnojpCHyjQI85jbM4s5UczG9/8E5BxehciVhRH b2vM7RXGK6dv0cEDFx1G0= X-Received: by 2002:a05:6000:613:b0:430:fa52:9ea9 with SMTP id ffacd0b85a97d-4379dbaf10dmr16510236f8f.62.1771259101433; Mon, 16 Feb 2026 08:25:01 -0800 (PST) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-43796a6a6desm28775962f8f.10.2026.02.16.08.25.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Feb 2026 08:25:01 -0800 (PST) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Chun-Kuang Hu , Philipp Zabel , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chunfeng Yun , Vinod Koul , Neil Armstrong , Matthias Brugger , AngeloGioacchino Del Regno , Jitao Shi , Fabien Parent , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org Subject: [PATCH v2 5/6] arm64: dts: mediatek: mt8167: Add DRM nodes Date: Mon, 16 Feb 2026 16:22:16 +0000 Message-ID: <1e9cc053a4e80acfea492aaa186ed493115f318b.1771258407.git.l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add all the DRM nodes required to get DSI to work on MT8167 SoC. Signed-off-by: Luca Leonardo Scorcia Reviewed-by: AngeloGioacchino Del Regno --- arch/arm64/boot/dts/mediatek/mt8167.dtsi | 317 +++++++++++++++++++++++ 1 file changed, 317 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8167.dtsi b/arch/arm64/boot/dts= /mediatek/mt8167.dtsi index 27cf32d7ae35..c131513ba240 100644 --- a/arch/arm64/boot/dts/mediatek/mt8167.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8167.dtsi @@ -16,6 +16,20 @@ / { compatible =3D "mediatek,mt8167"; =20 + aliases { + aal0 =3D &aal; + ccorr0 =3D &ccorr; + color0 =3D &color; + dither0 =3D &dither; + dsi0 =3D &dsi; + gamma0 =3D γ + ovl0 =3D &ovl0; + pwm0 =3D &disp_pwm; + rdma0 =3D &rdma0; + rdma1 =3D &rdma1; + wdma0 =3D &wdma; + }; + soc { topckgen: topckgen@10000000 { compatible =3D "mediatek,mt8167-topckgen", "syscon"; @@ -120,10 +134,303 @@ iommu: m4u@10203000 { #iommu-cells =3D <1>; }; =20 + disp_pwm: pwm@1100f000 { + compatible =3D "mediatek,mt8167-disp-pwm", "mediatek,mt8173-disp-pwm"; + reg =3D <0 0x1100f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_PWM_26M>, <&mmsys CLK_MM_DISP_PWM_MM>; + clock-names =3D "main", "mm"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + #pwm-cells =3D <2>; + status =3D "disabled"; + }; + mmsys: syscon@14000000 { compatible =3D "mediatek,mt8167-mmsys", "syscon"; reg =3D <0 0x14000000 0 0x1000>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; #clock-cells =3D <1>; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + mmsys_main: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&ovl0_in>; + }; + + mmsys_ext: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&rdma1_in>; + }; + }; + }; + + ovl0: ovl0@14007000 { + compatible =3D "mediatek,mt8167-disp-ovl"; + reg =3D <0 0x14007000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_OVL0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_OVL0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + ovl0_in: endpoint { + remote-endpoint =3D <&mmsys_main>; + }; + }; + + port@1 { + reg =3D <1>; + ovl0_out: endpoint { + remote-endpoint =3D <&color_in>; + }; + }; + }; + }; + + rdma0: rdma0@14009000 { + compatible =3D "mediatek,mt8167-disp-rdma", "mediatek,mt2701-disp-rdma"; + reg =3D <0 0x14009000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_RDMA0>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + rdma0_in: endpoint { + remote-endpoint =3D <&dither_out>; + }; + }; + + port@1 { + reg =3D <1>; + rdma0_out: endpoint { + remote-endpoint =3D <&dsi_in>; + }; + }; + }; + }; + + rdma1: rdma1@1400a000 { + compatible =3D "mediatek,mt8167-disp-rdma", "mediatek,mt2701-disp-rdma"; + reg =3D <0 0x1400a000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_RDMA1>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_RDMA1>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + rdma1_in: endpoint { + remote-endpoint =3D <&mmsys_ext>; + }; + }; + + port@1 { + reg =3D <1>; + rdma1_out: endpoint { }; + }; + }; + }; + + wdma: wdma0@1400b000 { + compatible =3D "mediatek,mt8167-disp-wdma", "mediatek,mt8173-disp-wdma"; + reg =3D <0 0x1400b000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_WDMA>; + interrupts =3D ; + iommus =3D <&iommu M4U_PORT_DISP_WDMA0>; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + }; + + color: color@1400c000 { + compatible =3D "mediatek,mt8167-disp-color"; + reg =3D <0 0x1400c000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_COLOR>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + color_in: endpoint { + remote-endpoint =3D <&ovl0_out>; + }; + }; + + port@1 { + reg =3D <1>; + color_out: endpoint { + remote-endpoint =3D <&ccorr_in>; + }; + }; + }; + }; + + ccorr: ccorr@1400d000 { + compatible =3D "mediatek,mt8167-disp-ccorr", "mediatek,mt8183-disp-ccor= r"; + reg =3D <0 0x1400d000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_CCORR>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + ccorr_in: endpoint { + remote-endpoint =3D <&color_out>; + }; + }; + + port@1 { + reg =3D <1>; + ccorr_out: endpoint { + remote-endpoint =3D <&aal_in>; + }; + }; + }; + }; + + aal: aal@1400e000 { + compatible =3D "mediatek,mt8167-disp-aal", "mediatek,mt8173-disp-aal"; + reg =3D <0 0x1400e000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_AAL>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + aal_in: endpoint { + remote-endpoint =3D <&ccorr_out>; + }; + }; + + port@1 { + reg =3D <1>; + aal_out: endpoint { + remote-endpoint =3D <&gamma_in>; + }; + }; + }; + }; + + gamma: gamma@1400f000 { + compatible =3D "mediatek,mt8167-disp-gamma", "mediatek,mt8173-disp-gamm= a"; + reg =3D <0 0x1400f000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_GAMMA>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + gamma_in: endpoint { + remote-endpoint =3D <&aal_out>; + }; + }; + + port@1 { + reg =3D <1>; + gamma_out: endpoint { + remote-endpoint =3D <&dither_in>; + }; + }; + }; + }; + + dither: dither@14010000 { + compatible =3D "mediatek,mt8167-disp-dither", "mediatek,mt8183-disp-dit= her"; + reg =3D <0 0x14010000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DISP_DITHER>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dither_in: endpoint { + remote-endpoint =3D <&gamma_out>; + }; + }; + + port@1 { + reg =3D <1>; + dither_out: endpoint { + remote-endpoint =3D <&rdma0_in>; + }; + }; + }; + }; + + dsi: dsi@14012000 { + compatible =3D "mediatek,mt8167-dsi", "mediatek,mt2701-dsi"; + reg =3D <0 0x14012000 0 0x1000>; + clocks =3D <&mmsys CLK_MM_DSI_ENGINE>, <&mmsys CLK_MM_DSI_DIGITAL>, + <&mipi_tx>; + clock-names =3D "engine", "digital", "hs"; + interrupts =3D ; + phys =3D <&mipi_tx>; + phy-names =3D "dphy"; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; + status =3D "disabled"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + dsi_in: endpoint { + remote-endpoint =3D <&rdma0_out>; + }; + }; + + port@1 { + reg =3D <1>; + dsi_out: endpoint { }; + }; + }; + }; + + mutex: mutex@14015000 { + compatible =3D "mediatek,mt8167-disp-mutex"; + reg =3D <0 0x14015000 0 0x1000>; + interrupts =3D ; + power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 larb0: larb@14016000 { @@ -145,6 +452,16 @@ smi_common: smi@14017000 { power-domains =3D <&spm MT8167_POWER_DOMAIN_MM>; }; =20 + mipi_tx: dsi-phy@14018000 { + compatible =3D "mediatek,mt8167-mipi-tx", "mediatek,mt2701-mipi-tx"; + reg =3D <0 0x14018000 0 0x90>; + clocks =3D <&topckgen CLK_TOP_MIPI_26M_DBG>; + clock-output-names =3D "mipi_tx0_pll"; + #clock-cells =3D <0>; + #phy-cells =3D <0>; + status =3D "disabled"; + }; + imgsys: syscon@15000000 { compatible =3D "mediatek,mt8167-imgsys", "syscon"; reg =3D <0 0x15000000 0 0x1000>; --=20 2.43.0