From nobody Sun Feb 8 13:40:16 2026 Received: from mail-lf1-f46.google.com (mail-lf1-f46.google.com [209.85.167.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C32962EFDB2 for ; Mon, 27 Oct 2025 11:48:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761565705; cv=none; b=dGhcN1aw2c2leGRfQoz9sWR9MUCTRgdXyNu1hciBTnxgIKkZV4qpwwJb7iESRzUrQfWH5/wNfYLS7lE3nGRjV/IIN8WhbwC0vX2R0MspK1YQuHuSzMvtSMSYq6fCwbfCChamIiVDU6qwG+vZqJl7FhAkasSV8Od2GhWQnQtGlBs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1761565705; c=relaxed/simple; bh=vphWK+A0AMzgk1yGHk85ma/vS9LI0NA1Ue4lVi01IvE=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=F7BOFchTFNWPTI/8NSS1l9X6my9tSjTpahP1vc5cqHGbBrpx9nvty87zmzaAH9qvP0AlKDeHTPB8+RfR9cWko0CInDP7HsX3ao2ZhOAsCRFFU3x3EmWpJ1f8aT+j8veMA/Pl+MJ5yBqnqUwBavZgW1TDrOhg827EfA9c2WQFKvM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=meiAnQvu; arc=none smtp.client-ip=209.85.167.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="meiAnQvu" Received: by mail-lf1-f46.google.com with SMTP id 2adb3069b0e04-57bd482dfd2so4979811e87.2 for ; Mon, 27 Oct 2025 04:48:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1761565701; x=1762170501; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=X+uomrWEvOwRk7YSDp0Fno0hWK35BKzejx7+3Tdrakg=; b=meiAnQvuxO8sM9YQ9ObwqvvvcAXL5mFnnvYZxDHd3ZI5m1GP3hq3mejYJ2dXPGXP/9 JZ8n4Ina86Mv2E2gOxcm8STJ+/oUOeFqMJVSEAfLCyUaot7O+gDBJLzJvDlMyewG8rrJ fISf90gyDWRYimk0qJTJfDx0560HItOvPCOEquaMNx5SiJuyJp3xtcHL+mX1QVf1r1ZY RFP6234MoDf2qgxXYAnIWseRqBTIViImNswMdxOUKqTDW2V9ek5sAG+LlS7e346lHFss cnXzPh2zsKbFs4Lg3+davh4WyCTk7eHHqZ/PJ1nKltREAH3DVImE+HGiwdzl33ww+uq3 9wZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1761565701; x=1762170501; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=X+uomrWEvOwRk7YSDp0Fno0hWK35BKzejx7+3Tdrakg=; b=OgKvaop9ExooOcJeJfZBnayyH+lRd23Off7DUD2kdGU5S5fDWsj5KogN3MjRyJlvMR /GNbnJ/xrABG7ksfbgmRyq8FDiV9odKBNZKu4s3/EgZi5/+jD+3A0zmMuPI4U4kj0cGD 4b6s9hqkNUOi8AEeAGkcYrAl0uCLKuppoxh9vxSY9nl6ao11VhBZhnq7LUBe1CS4Bb6D hSO/fhBicLBo+DJnfsO3tBhirrFeTGKNA5pc8zZvsOdBi1ObPyGrrdML2X9QCdN52gzD H3UD4vMEV7bV65NKay2WZcUP3SrHVbS86QH8tpb32Cd6FRktehSAWLveIWQy4kSYHaLu jhtg== X-Forwarded-Encrypted: i=1; AJvYcCX2eeYf74sJx0QMzd9/BJtt2WnZXTuAWPjbgrpIyR/1U9fRwE8UXoI+nvWMdsXwvfFCV/lfb/hReSdBkew=@vger.kernel.org X-Gm-Message-State: AOJu0YzzNrx6fqSFE6iLjiV2Iexvr/qOvA5r6SLnYaz2NulH/vgnH4Ne 53utj0HTYBzrUTcvcut19JTlCu//NEntcmhU2AKnx87IYaS8ZPyRLtkiRw6PSix3 X-Gm-Gg: ASbGncvA70AYdifjxGJzQVE6kJJ1auXPqCc1JqWCRVCs1/Ap+woKkySxamjXdko5Ym9 9SKxiclA+AWEyD5/BowIGwwhAO3rzAjzhh6IP0aoXw+b07MplI8kOJMkJK3MpmyEyXuwPaQn8YS T8bSOOtydpo2nhA4TUe+wyJJd+IQEY1n1UiOGGA3SAqO8aB4fljCGP7/yHSc4mxd+uJJJ1bPITq C5AJRSYVa5YTWeuYI3067TPHVbL+VDptVeLAj2GNpf8EagOMeylwy71qCq8eOVNIGPEwPn8knHY vhLbNHgj7n2t6MhI/xknyx3sZWc0b0IJrGgpw32ojZcoGAVdl29UgVtbvfQvxDHNnamulkbx1ye nLaa8ecbVmZNiCmDVDs0yo70SwL4LTp4uunbeH2KGLg8dPouLLUrd/3G+UEC/kVPve2zPxQqofO NOu/HoqCg= X-Google-Smtp-Source: AGHT+IEzYz4iwzd064zeyK/8xMzi6tfZTuc4xolSnAZEu1IoCdIRhn5ishPNU212oINf3GNTfo0Srg== X-Received: by 2002:a05:6512:1599:b0:591:c2f9:e93a with SMTP id 2adb3069b0e04-591d856b716mr11598667e87.57.1761565700772; Mon, 27 Oct 2025 04:48:20 -0700 (PDT) Received: from mva-rohm ([2a10:a5c0:800d:dd00:8fdf:935a:2c85:d703]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-59301f83963sm2234106e87.100.2025.10.27.04.48.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 27 Oct 2025 04:48:19 -0700 (PDT) Date: Mon, 27 Oct 2025 13:48:16 +0200 From: Matti Vaittinen To: Matti Vaittinen , Matti Vaittinen Cc: Lee Jones , Pavel Machek , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sebastian Reichel , Liam Girdwood , Mark Brown , Michael Turquette , Stephen Boyd , Matti Vaittinen , Linus Walleij , Bartosz Golaszewski , Andreas Kemnade , Alexandre Belloni , linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-rtc@vger.kernel.org Subject: [PATCH v2 14/15] power: supply: bd71828-power: Support ROHM BD72720 Message-ID: <1cc5671db6b6f8ece03d31e917c0fc5fba38ce80.1761564043.git.mazziesaccount@gmail.com> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="kXllvQDVIirJRly2" Content-Disposition: inline In-Reply-To: --kXllvQDVIirJRly2 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" The ROHM BD72720 is a power management IC with a charger and coulomb counter block which is closely related to the charger / coulomb counter found from the BD71815, BD71828, BD71879 which are all supported by the bd71828-power driver. Due to the similarities it makes sense to support also the BD72720 with the same driver. Add basic support for the charger logic on ROHM BD72720. Signed-off-by: Matti Vaittinen --- Revision history: RFCv1 =3D> v2: - Support using 9-bit register addresses (offset of 0x100) with the BD72720 - Simplify probe and IC data as we don't need two regmaps - Drop two BD72720 specific functions as we no longer need different regmap for it. Note: This patch depends on the series: "power: supply: add charger for BD71828" by Andreas: https://lore.kernel.org/all/20250918-bd71828-charger-v5-0-851164839c28@kemn= ade.info/ NOTE: Fuel-gauging is not supported. You can find an unmaintained downstream reference-driver with a fuel-gauge example from: https://github.com/RohmSemiconductor/Linux-Kernel-PMIC-Drivers/releases/tag= /bd72720-reference-driver-v1 --- drivers/power/supply/bd71828-power.c | 134 +++++++++++++++++++++++---- 1 file changed, 116 insertions(+), 18 deletions(-) diff --git a/drivers/power/supply/bd71828-power.c b/drivers/power/supply/bd= 71828-power.c index ce73c0f48397..438e220a9cb7 100644 --- a/drivers/power/supply/bd71828-power.c +++ b/drivers/power/supply/bd71828-power.c @@ -5,6 +5,7 @@ #include #include #include +#include #include #include #include @@ -51,12 +52,14 @@ struct pwr_regs { unsigned int chg_state; unsigned int bat_temp; unsigned int dcin_stat; + unsigned int dcin_online_mask; unsigned int dcin_collapse_limit; unsigned int chg_set1; unsigned int chg_en; unsigned int vbat_alm_limit_u; unsigned int conf; unsigned int vdcin; + unsigned int vdcin_himask; }; =20 static const struct pwr_regs pwr_regs_bd71828 =3D { @@ -67,12 +70,14 @@ static const struct pwr_regs pwr_regs_bd71828 =3D { .chg_state =3D BD71828_REG_CHG_STATE, .bat_temp =3D BD71828_REG_BAT_TEMP, .dcin_stat =3D BD71828_REG_DCIN_STAT, + .dcin_online_mask =3D BD7182x_MASK_DCIN_DET, .dcin_collapse_limit =3D BD71828_REG_DCIN_CLPS, .chg_set1 =3D BD71828_REG_CHG_SET1, .chg_en =3D BD71828_REG_CHG_EN, .vbat_alm_limit_u =3D BD71828_REG_ALM_VBAT_LIMIT_U, .conf =3D BD71828_REG_CONF, .vdcin =3D BD71828_REG_VDCIN_U, + .vdcin_himask =3D BD7182x_MASK_VDCIN_U, }; =20 static const struct pwr_regs pwr_regs_bd71815 =3D { @@ -85,6 +90,7 @@ static const struct pwr_regs pwr_regs_bd71815 =3D { .chg_state =3D BD71815_REG_CHG_STATE, .bat_temp =3D BD71815_REG_BAT_TEMP, .dcin_stat =3D BD71815_REG_DCIN_STAT, + .dcin_online_mask =3D BD7182x_MASK_DCIN_DET, .dcin_collapse_limit =3D BD71815_REG_DCIN_CLPS, .chg_set1 =3D BD71815_REG_CHG_SET1, .chg_en =3D BD71815_REG_CHG_SET1, @@ -92,6 +98,31 @@ static const struct pwr_regs pwr_regs_bd71815 =3D { .conf =3D BD71815_REG_CONF, =20 .vdcin =3D BD71815_REG_VM_DCIN_U, + .vdcin_himask =3D BD7182x_MASK_VDCIN_U, +}; + +static struct pwr_regs pwr_regs_bd72720 =3D { + .vbat_avg =3D BD72720_REG_VM_SA_VBAT_U, + .ibat =3D BD72720_REG_CC_CURCD_U, + .ibat_avg =3D BD72720_REG_CC_SA_CURCD_U, + .btemp_vth =3D BD72720_REG_VM_BTMP_U, + /* + * Note, state 0x40 IMP_CHK. not documented + * on other variants but was still handled in + * existing code. No memory traces as to why. + */ + .chg_state =3D BD72720_REG_CHG_STATE, + .bat_temp =3D BD72720_REG_CHG_BAT_TEMP_STAT, + .dcin_stat =3D BD72720_REG_INT_VBUS_SRC, + .dcin_online_mask =3D BD72720_MASK_DCIN_DET, + .dcin_collapse_limit =3D -1, /* Automatic. Setting not supported */ + .chg_set1 =3D BD72720_REG_CHG_SET_1, + .chg_en =3D BD72720_REG_CHG_EN, + /* 15mV note in data-sheet */ + .vbat_alm_limit_u =3D BD72720_REG_ALM_VBAT_TH_U, + .conf =3D BD72720_REG_CONF, /* o XSTB, only PON. Seprate slave addr */ + .vdcin =3D BD72720_REG_VM_VBUS_U, /* 10 bits not 11 as with other ICs */ + .vdcin_himask =3D BD72720_MASK_VDCIN_U, }; =20 struct bd71828_power { @@ -298,7 +329,7 @@ static int get_chg_online(struct bd71828_power *pwr, in= t *chg_online) dev_err(pwr->dev, "Failed to read DCIN status\n"); return ret; } - *chg_online =3D ((r & BD7182x_MASK_DCIN_DET) !=3D 0); + *chg_online =3D ((r & pwr->regs->dcin_online_mask) !=3D 0); =20 return 0; } @@ -329,8 +360,8 @@ static int bd71828_bat_inserted(struct bd71828_power *p= wr) ret =3D val & BD7182x_MASK_CONF_PON; =20 if (ret) - regmap_update_bits(pwr->regmap, pwr->regs->conf, - BD7182x_MASK_CONF_PON, 0); + if (regmap_update_bits(pwr->regmap, pwr->regs->conf, BD7182x_MASK_CONF_P= ON, 0)) + dev_err(pwr->dev, "Failed to write CONF register\n"); =20 return ret; } @@ -358,11 +389,13 @@ static int bd71828_init_hardware(struct bd71828_power= *pwr) int ret; =20 /* TODO: Collapse limit should come from device-tree ? */ - ret =3D regmap_write(pwr->regmap, pwr->regs->dcin_collapse_limit, - BD7182x_DCIN_COLLAPSE_DEFAULT); - if (ret) { - dev_err(pwr->dev, "Failed to write DCIN collapse limit\n"); - return ret; + if (pwr->regs->dcin_collapse_limit !=3D (unsigned int)-1) { + ret =3D regmap_write(pwr->regmap, pwr->regs->dcin_collapse_limit, + BD7182x_DCIN_COLLAPSE_DEFAULT); + if (ret) { + dev_err(pwr->dev, "Failed to write DCIN collapse limit\n"); + return ret; + } } =20 ret =3D pwr->bat_inserted(pwr); @@ -419,7 +452,7 @@ static int bd71828_charger_get_property(struct power_su= pply *psy, break; case POWER_SUPPLY_PROP_VOLTAGE_NOW: ret =3D bd7182x_read16_himask(pwr, pwr->regs->vdcin, - BD7182x_MASK_VDCIN_U, &tmp); + pwr->regs->vdcin_himask, &tmp); if (ret) return ret; =20 @@ -630,6 +663,9 @@ BD_ISR_AC(dcin_ovp_det, "DCIN OVER VOLTAGE", true) BD_ISR_DUMMY(dcin_mon_det, "DCIN voltage below threshold") BD_ISR_DUMMY(dcin_mon_res, "DCIN voltage above threshold") =20 +BD_ISR_DUMMY(vbus_curr_limit, "VBUS current limited") +BD_ISR_DUMMY(vsys_ov_res, "VSYS over-voltage cleared") +BD_ISR_DUMMY(vsys_ov_det, "VSYS over-voltage") BD_ISR_DUMMY(vsys_uv_res, "VSYS under-voltage cleared") BD_ISR_DUMMY(vsys_uv_det, "VSYS under-voltage") BD_ISR_DUMMY(vsys_low_res, "'VSYS low' cleared") @@ -878,6 +914,51 @@ static int bd7182x_get_irqs(struct platform_device *pd= ev, BDIRQ("bd71828-temp-125-over", bd71828_temp_vf125_det), BDIRQ("bd71828-temp-125-under", bd71828_temp_vf125_res), }; + static const struct bd7182x_irq_res bd72720_irqs[] =3D { + BDIRQ("bd72720_int_vbus_rmv", BD_ISR_NAME(dcin_removed)), + BDIRQ("bd72720_int_vbus_det", bd7182x_dcin_detected), + BDIRQ("bd72720_int_vbus_mon_res", BD_ISR_NAME(dcin_mon_res)), + BDIRQ("bd72720_int_vbus_mon_det", BD_ISR_NAME(dcin_mon_det)), + BDIRQ("bd72720_int_vsys_mon_res", BD_ISR_NAME(vsys_mon_res)), + BDIRQ("bd72720_int_vsys_mon_det", BD_ISR_NAME(vsys_mon_det)), + BDIRQ("bd72720_int_vsys_uv_res", BD_ISR_NAME(vsys_uv_res)), + BDIRQ("bd72720_int_vsys_uv_det", BD_ISR_NAME(vsys_uv_det)), + BDIRQ("bd72720_int_vsys_lo_res", BD_ISR_NAME(vsys_low_res)), + BDIRQ("bd72720_int_vsys_lo_det", BD_ISR_NAME(vsys_low_det)), + BDIRQ("bd72720_int_vsys_ov_res", BD_ISR_NAME(vsys_ov_res)), + BDIRQ("bd72720_int_vsys_ov_det", BD_ISR_NAME(vsys_ov_det)), + BDIRQ("bd72720_int_bat_ilim", BD_ISR_NAME(vbus_curr_limit)), + BDIRQ("bd72720_int_chg_done", bd718x7_chg_done), + BDIRQ("bd72720_int_extemp_tout", BD_ISR_NAME(chg_wdg_temp)), + BDIRQ("bd72720_int_chg_wdt_exp", BD_ISR_NAME(chg_wdg)), + BDIRQ("bd72720_int_bat_mnt_out", BD_ISR_NAME(rechg_res)), + BDIRQ("bd72720_int_bat_mnt_in", BD_ISR_NAME(rechg_det)), + BDIRQ("bd72720_int_chg_trns", BD_ISR_NAME(chg_state_changed)), + + BDIRQ("bd72720_int_vbat_mon_res", BD_ISR_NAME(bat_mon_res)), + BDIRQ("bd72720_int_vbat_mon_det", BD_ISR_NAME(bat_mon)), + BDIRQ("bd72720_int_vbat_sht_res", BD_ISR_NAME(bat_short_res)), + BDIRQ("bd72720_int_vbat_sht_det", BD_ISR_NAME(bat_short)), + BDIRQ("bd72720_int_vbat_lo_res", BD_ISR_NAME(bat_low_res)), + BDIRQ("bd72720_int_vbat_lo_det", BD_ISR_NAME(bat_low)), + BDIRQ("bd72720_int_vbat_ov_res", BD_ISR_NAME(bat_ov_res)), + BDIRQ("bd72720_int_vbat_ov_det", BD_ISR_NAME(bat_ov)), + BDIRQ("bd72720_int_bat_rmv", BD_ISR_NAME(bat_removed)), + BDIRQ("bd72720_int_bat_det", BD_ISR_NAME(bat_det)), + BDIRQ("bd72720_int_dbat_det", BD_ISR_NAME(bat_dead)), + BDIRQ("bd72720_int_bat_temp_trns", BD_ISR_NAME(temp_transit)), + BDIRQ("bd72720_int_lobtmp_res", BD_ISR_NAME(temp_bat_low_res)), + BDIRQ("bd72720_int_lobtmp_det", BD_ISR_NAME(temp_bat_low)), + BDIRQ("bd72720_int_ovbtmp_res", BD_ISR_NAME(temp_bat_hi_res)), + BDIRQ("bd72720_int_ovbtmp_det", BD_ISR_NAME(temp_bat_hi)), + BDIRQ("bd72720_int_ocur1_res", BD_ISR_NAME(bat_oc1_res)), + BDIRQ("bd72720_int_ocur1_det", BD_ISR_NAME(bat_oc1)), + BDIRQ("bd72720_int_ocur2_res", BD_ISR_NAME(bat_oc2_res)), + BDIRQ("bd72720_int_ocur2_det", BD_ISR_NAME(bat_oc2)), + BDIRQ("bd72720_int_ocur3_res", BD_ISR_NAME(bat_oc3_res)), + BDIRQ("bd72720_int_ocur3_det", BD_ISR_NAME(bat_oc3)), + BDIRQ("bd72720_int_cc_mon2_det", BD_ISR_NAME(bat_cc_mon)), + }; int num_irqs; const struct bd7182x_irq_res *irqs; =20 @@ -890,6 +971,10 @@ static int bd7182x_get_irqs(struct platform_device *pd= ev, irqs =3D &bd71815_irqs[0]; num_irqs =3D ARRAY_SIZE(bd71815_irqs); break; + case ROHM_CHIP_TYPE_BD72720: + irqs =3D &bd72720_irqs[0]; + num_irqs =3D ARRAY_SIZE(bd72720_irqs); + break; default: return -EINVAL; } @@ -958,21 +1043,27 @@ static int bd71828_power_probe(struct platform_devic= e *pdev) struct power_supply_config ac_cfg =3D {}; struct power_supply_config bat_cfg =3D {}; int ret; - struct regmap *regmap; - - regmap =3D dev_get_regmap(pdev->dev.parent, NULL); - if (!regmap) { - dev_err(&pdev->dev, "No parent regmap\n"); - return -EINVAL; - } =20 pwr =3D devm_kzalloc(&pdev->dev, sizeof(*pwr), GFP_KERNEL); if (!pwr) return -ENOMEM; =20 - pwr->regmap =3D regmap; - pwr->dev =3D &pdev->dev; + /* + * The BD72720 MFD device registers two regmaps. Power-supply driver + * uses the "wrap-map", which provides access to both of the I2C slave + * addresses used by the BD72720 + */ pwr->chip_type =3D platform_get_device_id(pdev)->driver_data; + if (pwr->chip_type !=3D ROHM_CHIP_TYPE_BD72720) + pwr->regmap =3D dev_get_regmap(pdev->dev.parent, NULL); + else + pwr->regmap =3D dev_get_regmap(pdev->dev.parent, "wrap-map"); + if (!pwr->regmap) { + dev_err(&pdev->dev, "No parent regmap\n"); + return -EINVAL; + } + + pwr->dev =3D &pdev->dev; =20 switch (pwr->chip_type) { case ROHM_CHIP_TYPE_BD71828: @@ -985,6 +1076,12 @@ static int bd71828_power_probe(struct platform_device= *pdev) pwr->get_temp =3D bd71815_get_temp; pwr->regs =3D &pwr_regs_bd71815; break; + case ROHM_CHIP_TYPE_BD72720: + pwr->bat_inserted =3D bd71828_bat_inserted; + pwr->regs =3D &pwr_regs_bd72720; + pwr->get_temp =3D bd71828_get_temp; + dev_dbg(pwr->dev, "Found ROHM BD72720\n"); + break; default: dev_err(pwr->dev, "Unknown PMIC\n"); return -EINVAL; @@ -1030,6 +1127,7 @@ static int bd71828_power_probe(struct platform_device= *pdev) static const struct platform_device_id bd71828_charger_id[] =3D { { "bd71815-power", ROHM_CHIP_TYPE_BD71815 }, { "bd71828-power", ROHM_CHIP_TYPE_BD71828 }, + { "bd72720-power", ROHM_CHIP_TYPE_BD72720 }, { }, }; MODULE_DEVICE_TABLE(platform, bd71828_charger_id); --=20 2.51.0 --kXllvQDVIirJRly2 Content-Type: application/pgp-signature; name=signature.asc -----BEGIN PGP SIGNATURE----- iQEzBAEBCgAdFiEEIx+f8wZb28fLKEhTeFA3/03aocUFAmj/XAAACgkQeFA3/03a ocVdMgf6Anas8qvfz0RD0Vw9709JFKXRnY3BhW7VdgpXQp3oCBodG3DqLUlljBKB ZFYae05EeQIc+/9mh4NpaVlEsa4m6a/H2rQ9ZqFAZoIKt4RHGfaEJYC9jIhndZgf EVs+dchHd5mufCIzw9w3/rDntMVIfmA5++KpapUwJbPHM0cW4WyGp7xHx2NwsOi2 cnv+aa6Ih3wS2rEMMdIPSv2WI2UbVOuYgT2JBqcuI1/Yv97SzRrZ7GXnXS80cdtg F3QyRZ2SgSIrGX0gmtE6BLssdyBevWHu+s0yRxUnGm5wq+t6WeZ5h8c7SUf6RifR U8QLcOlWcxcqaZy7hywdPKtrHuD8pA== =jIEt -----END PGP SIGNATURE----- --kXllvQDVIirJRly2--