From nobody Mon Feb 9 01:47:31 2026 Received: from inva020.nxp.com (inva020.nxp.com [92.121.34.13]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6B7EC4F887; Fri, 29 Mar 2024 08:26:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=92.121.34.13 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711700813; cv=none; b=moxDt3oSObhov/yPusAPuD7sgiktVLudW0LK3yxZuevsJICD/20HHprENMjLRwZ9zs98XthJfRsHtV4PF9yXriobhxhiSzI07dvd2TBI0W+aCc0ws8H+RNXdGKssFu8Bmv+GCSCc4vVWugbMAV3HpwfcfBR3w3JU6BvtntVOf5s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711700813; c=relaxed/simple; bh=nVPYjKYXArkRwaKZg4uThAz/JxGxrkKNpdNxBtYbP4Q=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=J2cZ5F0a6E84dwwkWjNvwh0eBaumO6tJu9/fDxufrFzv6nN1RawxjaAraul2H9C80xjEeMh1i2eyXrBOGWO3VM6K7tkv93CDUyuKo5hmqbAW+kqHIzl4O5MFS5IgbObR+fGWtM1TS1J644sEctuR9zlktEa77gkjjnzzXmd2K3Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; arc=none smtp.client-ip=92.121.34.13 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id D744A1A149F; Fri, 29 Mar 2024 09:26:49 +0100 (CET) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 511FA1A0948; Fri, 29 Mar 2024 09:26:49 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 6AD28181D0E4; Fri, 29 Mar 2024 16:26:47 +0800 (+08) From: Richard Zhu To: vkoul@kernel.org, kishon@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, frank.li@nxp.com Cc: hongxing.zhu@nxp.com, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v1 1/3] dt-bindings: phy: Add i.MX8Q HSIO SerDes PHY binding Date: Fri, 29 Mar 2024 16:09:48 +0800 Message-Id: <1711699790-16494-2-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1711699790-16494-1-git-send-email-hongxing.zhu@nxp.com> References: <1711699790-16494-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Add i.MX8QM and i.MX8QXP HSIO SerDes PHY binding. - Use the controller ID to specify which controller is binded to the PHY. - Introduce one HSIO configuration, mandatory required to set "PCIE_AB_SELECT" and "PHY_X1_EPCS_SEL" during the initialization. Signed-off-by: Richard Zhu Reviewed-by: Frank Li --- .../bindings/phy/fsl,imx8q-hsio.yaml | 143 ++++++++++++++++++ 1 file changed, 143 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/fsl,imx8q-hsio.ya= ml diff --git a/Documentation/devicetree/bindings/phy/fsl,imx8q-hsio.yaml b/Do= cumentation/devicetree/bindings/phy/fsl,imx8q-hsio.yaml new file mode 100644 index 000000000000..506551d4d94a --- /dev/null +++ b/Documentation/devicetree/bindings/phy/fsl,imx8q-hsio.yaml @@ -0,0 +1,143 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/fsl,imx8q-hsio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX8Q SoC series HSIO SERDES PHY + +maintainers: + - Richard Zhu + +properties: + compatible: + enum: + - fsl,imx8qxp-serdes + - fsl,imx8qm-serdes + reg: + minItems: 4 + maxItems: 4 + + "#phy-cells": + const: 3 + description: | + The first number defines the ID of the PHY contained in the HSIO mac= ro. + The second defines controller ID binded to the PHY. The third define= s the + HSIO configuratons refer to the different use cases. They are define= d in + dt-bindings/phy/phy-imx8-pcie.h + + reg-names: + items: + - const: reg + - const: phy + - const: ctrl + - const: misc + + clocks: + minItems: 5 + maxItems: 14 + + clock-names: + minItems: 5 + maxItems: 14 + + fsl,refclk-pad-mode: + description: | + Specifies the mode of the refclk pad used. It can be UNUSED(PHY + refclock is derived from SoC internal source), INPUT(PHY refclock + is provided externally via the refclk pad) or OUTPUT(PHY refclock + is derived from SoC internal source and provided on the refclk pad). + Refer include/dt-bindings/phy/phy-imx8-pcie.h for the constants + to be used. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [ 0, 1, 2 ] + + power-domains: + description: | + i.MX8Q HSIO SerDes power domains. i.MX8QXP has one SerDes power doma= ins. + And i.MX8QM has two. + minItems: 1 + maxItems: 2 + +required: + - compatible + - reg + - "#phy-cells" + - clocks + - clock-names + - fsl,refclk-pad-mode + +allOf: + - if: + properties: + compatible: + contains: + enum: + - fsl,imx8qxp-serdes + then: + properties: + clock-names: + items: + - const: apb_pclk0 + - const: pclk0 + - const: phy0_crr + - const: ctl0_crr + - const: misc_crr + power-domains: + minItems: 1 + + - if: + properties: + compatible: + contains: + enum: + - fsl,imx8qm-serdes + then: + properties: + clock-names: + items: + - const: pclk0 + - const: pclk1 + - const: apb_pclk0 + - const: apb_pclk1 + - const: pclk2 + - const: epcs_tx + - const: epcs_rx + - const: apb_pclk2 + - const: phy0_crr + - const: phy1_crr + - const: ctl0_crr + - const: ctl1_crr + - const: ctl2_crr + - const: misc_crr + power-domains: + minItems: 2 + +additionalProperties: false + +examples: + - | + #include + #include + #include + #include + + serdes: phy@5f1a0000 { + compatible =3D "fsl,imx8qxp-serdes"; + reg =3D <0x5f1a0000 0x10000>, + <0x5f120000 0x10000>, + <0x5f140000 0x10000>, + <0x5f160000 0x10000>; + reg-names =3D "reg", "phy", "ctrl", "misc"; + clocks =3D <&phyx1_lpcg IMX_LPCG_CLK_0>, + <&phyx1_lpcg IMX_LPCG_CLK_4>, + <&phyx1_crr1_lpcg IMX_LPCG_CLK_4>, + <&pcieb_crr3_lpcg IMX_LPCG_CLK_4>, + <&misc_crr5_lpcg IMX_LPCG_CLK_4>; + clock-names =3D "apb_pclk0", "pclk0", "phy0_crr", "ctl0_crr", + "misc_crr"; + power-domains =3D <&pd IMX_SC_R_SERDES_1>; + #phy-cells =3D <3>; + status =3D "disabled"; + }; +... --=20 2.37.1 From nobody Mon Feb 9 01:47:31 2026 Received: from inva021.nxp.com (inva021.nxp.com [92.121.34.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6D1834C600; Fri, 29 Mar 2024 08:26:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=92.121.34.21 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711700814; cv=none; b=sLMILKhlQ4Li8HSiq/qvQMdNAoQXcaszgG1D1dXGQAHRgh0GRjV0PnTwTZgFXV61bVfAnh+VWFriPgkoDiSqGcGHOgQkjgrvqdHVavUjImsijmp/5aKoucylh6jiyXwR55fQ83JmnPY67ide+C/m+zzP3YV9awUdUsrP/tzHmgk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711700814; c=relaxed/simple; bh=ALaE+zcSQMtY5KqTM7PnPkfpveagz52jI+cnc103xNU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=Xl7uQvsXxrw/XAUW+J+5kdkvBBSVp4wf6210Kq4HCTQGCZUWkcbcHyOYLjv7r2Jp+mE/SvlXSlI0GnfKAjCK9bmJupA8xNj0dFCH8zHLEn3B1XCKYPAUiVIBIQ+tB1x8vmW4VkoJnQ8H/INWj91xsWmwGcSbBHo/aOLdO1GchBE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; arc=none smtp.client-ip=92.121.34.21 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id E04E3201349; Fri, 29 Mar 2024 09:26:50 +0100 (CET) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 962CC2008FA; Fri, 29 Mar 2024 09:26:50 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id 9DB1E180222F; Fri, 29 Mar 2024 16:26:48 +0800 (+08) From: Richard Zhu To: vkoul@kernel.org, kishon@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, frank.li@nxp.com Cc: hongxing.zhu@nxp.com, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v1 2/3] dt-bindings: phy: phy-imx8-pcie: Add binding for i.MX8Q HSIO SerDes PHY Date: Fri, 29 Mar 2024 16:09:49 +0800 Message-Id: <1711699790-16494-3-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1711699790-16494-1-git-send-email-hongxing.zhu@nxp.com> References: <1711699790-16494-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Add binding for controller ID and HSIO configuration setting of the i.MX8Q HSIO SerDes PHY. Signed-off-by: Richard Zhu Reviewed-by: Frank Li --- include/dt-bindings/phy/phy-imx8-pcie.h | 26 +++++++++++++++++++++++++ 1 file changed, 26 insertions(+) diff --git a/include/dt-bindings/phy/phy-imx8-pcie.h b/include/dt-bindings/= phy/phy-imx8-pcie.h index 8bbe2d6538d8..5cd5580879fa 100644 --- a/include/dt-bindings/phy/phy-imx8-pcie.h +++ b/include/dt-bindings/phy/phy-imx8-pcie.h @@ -11,4 +11,30 @@ #define IMX8_PCIE_REFCLK_PAD_INPUT 1 #define IMX8_PCIE_REFCLK_PAD_OUTPUT 2 =20 +/* + * i.MX8QM HSIO subsystem has three lane PHYs and three controllers: + * PCIEA(2 lanes capapble PCIe controller), PCIEB (only support one + * lane) and SATA. + * In the different use cases. PCIEA can be binded to PHY lane0, lane1 + * or Lane0 and lane1. PCIEB can be binded to lane1 or lane2 PHY. SATA + * can only be binded to last lane2 PHY. + * Define i.MX8Q HSIO controller ID here to specify the controller + * binded to the PHY. + * Meanwhile, i.MX8QXP HSIO subsystem has one lane PHY and PCIEB(only + * support one lane) controller. + */ +#define IMX8Q_HSIO_PCIEA_ID 0 +#define IMX8Q_HSIO_PCIEB_ID 1 +#define IMX8Q_HSIO_SATA_ID 2 + +/* + * On i.MX8QM, PCIEA is mandatory required if the HSIO is enabled. + * Define configurations beside PCIEA is enabled. + * On i.MX8QXP, HSIO module only has PCIEB and one lane PHY. + * The "IMX8Q_HSIO_CFG_PCIEB" can be used on i.MX8QXP platforms. + */ +#define IMX8Q_HSIO_CFG_SATA 1 +#define IMX8Q_HSIO_CFG_PCIEB 2 +#define IMX8Q_HSIO_CFG_PCIEBSATA 3 + #endif /* _DT_BINDINGS_IMX8_PCIE_H */ --=20 2.37.1 From nobody Mon Feb 9 01:47:31 2026 Received: from inva020.nxp.com (inva020.nxp.com [92.121.34.13]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D390C50251; Fri, 29 Mar 2024 08:26:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=92.121.34.13 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711700816; cv=none; b=QhlLOtz6PVh9/sgpU1HlrRT/Wx4mJxQa0JFRmxgJE7Ob01CXIOg19hqP5YI4zMU3nlC8MRa6oBy/PY0n58WbD7JtQgZLzG9XgntJ0ei2N4CwS7kauju3YhZRU4/QS+1P8M/t2SqAnW3RsneDjGoVC5Njk20Zs2xmaZAg6HitKWQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711700816; c=relaxed/simple; bh=zlQZWfIe1kVBbJIA7bkjb9fwGdIMjC0mrLU/lEnxMQg=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=HOh/A4RkDGpg3naL1CaGK1PLL9m8EyKvZOvuoVK5Mcj884DULloqbE4RUy2Rlprq8UaMugWbr7zyOX7JbyfeUFIXdluOlnpWbuCTkcLcBUjY/o+nEJ/gnF3ZFZ1TuE0cnKKuEWHOWfh8HPzkzWPVsgYj0buOusf2WOY/c0XjhlY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com; spf=pass smtp.mailfrom=nxp.com; arc=none smtp.client-ip=92.121.34.13 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=nxp.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=nxp.com Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 508351A14B0; Fri, 29 Mar 2024 09:26:52 +0100 (CET) Received: from aprdc01srsp001v.ap-rdc01.nxp.com (aprdc01srsp001v.ap-rdc01.nxp.com [165.114.16.16]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id BEFCC1A14A8; Fri, 29 Mar 2024 09:26:51 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by aprdc01srsp001v.ap-rdc01.nxp.com (Postfix) with ESMTP id DD4A6183ACAF; Fri, 29 Mar 2024 16:26:49 +0800 (+08) From: Richard Zhu To: vkoul@kernel.org, kishon@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, frank.li@nxp.com Cc: hongxing.zhu@nxp.com, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@pengutronix.de, linux-imx@nxp.com Subject: [PATCH v1 3/3] phy: freescale: imx8q-hsio: Add i.MX8Q HSIO PHY driver support Date: Fri, 29 Mar 2024 16:09:50 +0800 Message-Id: <1711699790-16494-4-git-send-email-hongxing.zhu@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1711699790-16494-1-git-send-email-hongxing.zhu@nxp.com> References: <1711699790-16494-1-git-send-email-hongxing.zhu@nxp.com> X-Virus-Scanned: ClamAV using ClamSMTP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Add i.MX8Q HSIO PHY driver support. - Add one HSIO configuration property, that used to select the "PCIE_AB_SELECT" and "PHY_X1_EPCS_SEL" during the initialization. Signed-off-by: Richard Zhu --- drivers/phy/freescale/Kconfig | 8 + drivers/phy/freescale/Makefile | 1 + drivers/phy/freescale/phy-fsl-imx8q-hsio.c | 518 +++++++++++++++++++++ 3 files changed, 527 insertions(+) create mode 100644 drivers/phy/freescale/phy-fsl-imx8q-hsio.c diff --git a/drivers/phy/freescale/Kconfig b/drivers/phy/freescale/Kconfig index 853958fb2c06..bcddddef1cbb 100644 --- a/drivers/phy/freescale/Kconfig +++ b/drivers/phy/freescale/Kconfig @@ -35,6 +35,14 @@ config PHY_FSL_IMX8M_PCIE Enable this to add support for the PCIE PHY as found on i.MX8M family of SOCs. =20 +config PHY_FSL_IMX8Q_HSIO + tristate "Freescale i.MX8Q HSIO PHY" + depends on OF && HAS_IOMEM + select GENERIC_PHY + help + Enable this to add support for the HSIO PHY as found on + i.MX8Q family of SOCs. + endif =20 config PHY_FSL_LYNX_28G diff --git a/drivers/phy/freescale/Makefile b/drivers/phy/freescale/Makefile index cedb328bc4d2..db888c37fcf9 100644 --- a/drivers/phy/freescale/Makefile +++ b/drivers/phy/freescale/Makefile @@ -3,4 +3,5 @@ obj-$(CONFIG_PHY_FSL_IMX8MQ_USB) +=3D phy-fsl-imx8mq-usb.o obj-$(CONFIG_PHY_MIXEL_LVDS_PHY) +=3D phy-fsl-imx8qm-lvds-phy.o obj-$(CONFIG_PHY_MIXEL_MIPI_DPHY) +=3D phy-fsl-imx8-mipi-dphy.o obj-$(CONFIG_PHY_FSL_IMX8M_PCIE) +=3D phy-fsl-imx8m-pcie.o +obj-$(CONFIG_PHY_FSL_IMX8Q_HSIO) +=3D phy-fsl-imx8q-hsio.o obj-$(CONFIG_PHY_FSL_LYNX_28G) +=3D phy-fsl-lynx-28g.o diff --git a/drivers/phy/freescale/phy-fsl-imx8q-hsio.c b/drivers/phy/frees= cale/phy-fsl-imx8q-hsio.c new file mode 100644 index 000000000000..14fc925c4f57 --- /dev/null +++ b/drivers/phy/freescale/phy-fsl-imx8q-hsio.c @@ -0,0 +1,518 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2024 NXP + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#define MAX_NUM_LANES 3 +#define LANE_NUM_CLKS 5 + +/* Parameters for the waiting for PCIe PHY PLL to lock */ +#define PHY_INIT_WAIT_USLEEP_MAX 10 +#define PHY_INIT_WAIT_TIMEOUT (1000 * PHY_INIT_WAIT_USLEEP_MAX) + +/* i.MX8Q HSIO registers */ +#define CTRL0 0x0 +#define APB_RSTN_0 BIT(0) +#define APB_RSTN_1 BIT(1) +#define PIPE_RSTN_0_MASK GENMASK(25, 24) +#define PIPE_RSTN_1_MASK GENMASK(27, 26) +#define MODE_MASK GENMASK(20, 17) +#define MODE_PCIE 0x0 +#define MODE_SATA 0x4 +#define DEVICE_TYPE_MASK GENMASK(27, 24) +#define EPCS_TXDEEMP BIT(5) +#define EPCS_TXDEEMP_SEL BIT(6) +#define EPCS_PHYRESET_N BIT(7) +#define RESET_N BIT(12) + +#define IOB_RXENA BIT(0) +#define IOB_TXENA BIT(1) +#define IOB_A_0_TXOE BIT(2) +#define IOB_A_0_M1M0_2 BIT(4) +#define IOB_A_0_M1M0_MASK GENMASK(4, 3) +#define PHYX1_EPCS_SEL BIT(12) +#define PCIE_AB_SELECT BIT(13) +#define CLKREQN_OUT_OVERRIDE GENMASK(25, 24) + +#define PHY_STTS0 0x4 +#define LANE0_TX_PLL_LOCK BIT(4) +#define LANE1_TX_PLL_LOCK BIT(12) + +#define CTRL2 0x8 +#define LTSSM_ENABLE BIT(4) +#define BUTTON_RST_N BIT(21) +#define PERST_N BIT(22) +#define POWER_UP_RST_N BIT(23) + +#define PCIE_STTS0 0xc +#define PM_REQ_CORE_RST BIT(19) + +#define REG48_PMA_STATUS 0x30 +#define REG48_PMA_RDY BIT(7) + +struct imx8q_hsio_drvdata { + int num_lane; +}; + +struct imx8q_hsio_lane { + const char * const *clk_names; + struct clk_bulk_data clks[LANE_NUM_CLKS]; + u32 clks_cnt; + u32 ctrl_id; + u32 ctrl_off; + u32 idx; + u32 phy_off; + struct imx8q_hsio_priv *priv; + struct phy *phy; + enum phy_mode lane_mode; +}; + +struct imx8q_hsio_priv { + void __iomem *base; + struct device *dev; + u32 refclk_pad_mode; + u32 hsio_cfg; + struct regmap *phy; + struct regmap *ctrl; + struct regmap *misc; + const struct imx8q_hsio_drvdata *drvdata; + struct imx8q_hsio_lane lane[MAX_NUM_LANES]; +}; + +static const char * const imx8q_hsio_lan0_pcie_clks[] =3D {"apb_pclk0", "p= clk0", + "ctl0_crr", "phy0_crr", "misc_crr"}; +static const char * const imx8q_hsio_lan1_pciea_clks[] =3D {"apb_pclk1", "= pclk1", + "ctl0_crr", "phy0_crr", "misc_crr"}; +static const char * const imx8q_hsio_lan1_pcieb_clks[] =3D {"apb_pclk1", "= pclk1", + "ctl1_crr", "phy0_crr", "misc_crr"}; +static const char * const imx8q_hsio_lan2_pcieb_clks[] =3D {"apb_pclk2", "= pclk2", + "ctl1_crr", "phy1_crr", "misc_crr"}; +static const char * const imx8q_hsio_lane_sata_clks[] =3D {"pclk2", "epcs_= tx", + "epcs_rx", "phy1_crr", "misc_crr"}; + +static const struct regmap_config regmap_config =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, +}; + +static int imx8q_hsio_init(struct phy *phy) +{ + int ret, i; + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + struct device *dev =3D priv->dev; + + /* Assign clocks refer to different modes */ + switch (lane->ctrl_id) { + case IMX8Q_HSIO_PCIEA_ID: + if (lane->idx > 1) { + dev_err(dev, "invalid lane ID."); + return -EINVAL; + } + + lane->lane_mode =3D PHY_MODE_PCIE; + lane->ctrl_off =3D 0; + lane->phy_off =3D 0; + + for (i =3D 0; i < LANE_NUM_CLKS; i++) { + if (lane->idx) + lane->clks[i].id =3D imx8q_hsio_lan1_pciea_clks[i]; + else + lane->clks[i].id =3D imx8q_hsio_lan0_pcie_clks[i]; + } + break; + case IMX8Q_HSIO_PCIEB_ID: + if (lane->idx > 2) { + dev_err(dev, "invalid lane ID."); + return -EINVAL; + } + + lane->lane_mode =3D PHY_MODE_PCIE; + if (lane->idx =3D=3D 0) { + /* i.MX8QXP */ + lane->ctrl_off =3D 0; + lane->phy_off =3D 0; + } else { + /* + * On i.MX8QM, only second or third lane PHY can + * be binded to PCIEB. + */ + lane->ctrl_off =3D SZ_64K; + if (lane->idx =3D=3D 1) + lane->phy_off =3D 0; + else /* idx =3D=3D 2, the third lane is binded to PCIEB */ + lane->phy_off =3D SZ_64K; + } + + for (i =3D 0; i < LANE_NUM_CLKS; i++) { + if (lane->idx =3D=3D 1) + lane->clks[i].id =3D imx8q_hsio_lan1_pcieb_clks[i]; + else if (lane->idx =3D=3D 2) + lane->clks[i].id =3D imx8q_hsio_lan2_pcieb_clks[i]; + else /* i.MX8QXP only has PCIEB, it's idx =3D=3D 0 */ + lane->clks[i].id =3D imx8q_hsio_lan0_pcie_clks[i]; + + } + break; + case IMX8Q_HSIO_SATA_ID: + /* On i.MX8QM, only the third lane PHY can be binded to SATA */ + if (lane->idx !=3D 2) { + dev_err(dev, "invalid lane ID."); + return -EINVAL; + } + lane->ctrl_off =3D SZ_128K; + lane->lane_mode =3D PHY_MODE_SATA; + lane->phy_off =3D SZ_64K; + + for (i =3D 0; i < LANE_NUM_CLKS; i++) + lane->clks[i].id =3D imx8q_hsio_lane_sata_clks[i]; + break; + default: + return -EINVAL; + } + + /* Fetch clocks */ + ret =3D devm_clk_bulk_get(dev, LANE_NUM_CLKS, lane->clks); + if (ret) + return ret; + + ret =3D clk_bulk_prepare_enable(LANE_NUM_CLKS, lane->clks); + if (ret) + return ret; + + /* allow the clocks to stabilize */ + usleep_range(200, 500); + return 0; +} + +static int imx8q_hsio_exit(struct phy *phy) +{ + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + + clk_bulk_disable_unprepare(LANE_NUM_CLKS, lane->clks); + + return 0; +} + +static void imx8q_hsio_pcie_phy_resets(struct phy *phy) +{ + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + + regmap_clear_bits(priv->ctrl, lane->ctrl_off + CTRL2, BUTTON_RST_N); + regmap_clear_bits(priv->ctrl, lane->ctrl_off + CTRL2, PERST_N); + regmap_clear_bits(priv->ctrl, lane->ctrl_off + CTRL2, POWER_UP_RST_N); + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL2, BUTTON_RST_N); + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL2, PERST_N); + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL2, POWER_UP_RST_N); + + if (lane->idx =3D=3D 1) { + /* The second lane */ + regmap_set_bits(priv->phy, lane->phy_off + CTRL0, APB_RSTN_1); + regmap_set_bits(priv->phy, lane->phy_off + CTRL0, PIPE_RSTN_1_MASK); + } else { + regmap_set_bits(priv->phy, lane->phy_off + CTRL0, APB_RSTN_0); + regmap_set_bits(priv->phy, lane->phy_off + CTRL0, PIPE_RSTN_0_MASK); + } +} + +static void imx8q_hsio_sata_phy_resets(struct phy *phy) +{ + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + + /* clear PHY RST, then set it */ + regmap_clear_bits(priv->ctrl, lane->ctrl_off + CTRL0, EPCS_PHYRESET_N); + + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL0, EPCS_PHYRESET_N); + + /* CTRL RST: SET -> delay 1 us -> CLEAR -> SET */ + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL0, RESET_N); + udelay(1); + regmap_clear_bits(priv->ctrl, lane->ctrl_off + CTRL0, RESET_N); + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL0, RESET_N); +} + +static void imx8q_hsio_configure_clk_pad(struct phy *phy) +{ + bool pll =3D false; + u32 pad_mode; + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + + pad_mode =3D priv->refclk_pad_mode; + if (pad_mode =3D=3D IMX8_PCIE_REFCLK_PAD_OUTPUT) { + pll =3D true; + regmap_update_bits(priv->misc, CTRL0, + IOB_A_0_TXOE | IOB_A_0_M1M0_MASK, + IOB_A_0_TXOE | IOB_A_0_M1M0_2); + } + + regmap_update_bits(priv->misc, CTRL0, IOB_RXENA, pll ? 0 : IOB_RXENA); + regmap_update_bits(priv->misc, CTRL0, IOB_TXENA, pll ? IOB_TXENA : 0); +} + +static int imx8q_hsio_power_on(struct phy *phy) +{ + int ret; + u32 val, cond; + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + + if (lane->lane_mode =3D=3D PHY_MODE_PCIE) + imx8q_hsio_pcie_phy_resets(phy); + else + /* SATA */ + regmap_set_bits(priv->phy, lane->phy_off + CTRL0, APB_RSTN_0); + + if (priv->hsio_cfg & IMX8Q_HSIO_CFG_PCIEB) + regmap_set_bits(priv->misc, CTRL0, PCIE_AB_SELECT); + if (priv->hsio_cfg & IMX8Q_HSIO_CFG_SATA) + regmap_set_bits(priv->misc, CTRL0, PHYX1_EPCS_SEL); + + imx8q_hsio_configure_clk_pad(phy); + + if (lane->lane_mode =3D=3D PHY_MODE_SATA) { + /* + * It is possible, for PCIe and SATA are sharing + * the same clock source, HPLL or external oscillator. + * When PCIe is in low power modes (L1.X or L2 etc), + * the clock source can be turned off. In this case, + * if this clock source is required to be toggling by + * SATA, then SATA functions will be abnormal. + * Set the override here to avoid it. + */ + regmap_set_bits(priv->misc, CTRL0, CLKREQN_OUT_OVERRIDE); + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL0, EPCS_TXDEEMP); + regmap_set_bits(priv->ctrl, lane->ctrl_off + CTRL0, EPCS_TXDEEMP_SEL); + + imx8q_hsio_sata_phy_resets(phy); + } else { + /* Toggle apb_pclk to make sure clear the PM_REQ_CORE_RST bit */ + clk_disable_unprepare(lane->clks[0].clk); + mdelay(1); + ret =3D clk_prepare_enable(lane->clks[0].clk); + if (ret) { + dev_err(priv->dev, "unable to enable phy apb_pclk\n"); + return ret; + } + + /* Bit19 PM_REQ_CORE_RST of pcie_stts0 should be cleared. */ + ret =3D regmap_read_poll_timeout(priv->ctrl, + lane->ctrl_off + PCIE_STTS0, + val, (val & PM_REQ_CORE_RST) =3D=3D 0, + PHY_INIT_WAIT_USLEEP_MAX, + PHY_INIT_WAIT_TIMEOUT); + if (ret) { + dev_err(priv->dev, "PM_REQ_CORE_RST is set\n"); + return ret; + } + } + + /* Polling to check the PHY is ready or not. */ + if (lane->idx =3D=3D 1) + cond =3D LANE1_TX_PLL_LOCK; + else + cond =3D LANE0_TX_PLL_LOCK; + + ret =3D regmap_read_poll_timeout(priv->phy, lane->phy_off + PHY_STTS0, + val, ((val & cond) =3D=3D cond), + PHY_INIT_WAIT_USLEEP_MAX, PHY_INIT_WAIT_TIMEOUT); + if (ret) + dev_err(priv->dev, "IMX8Q PHY%d PLL lock timeout\n", lane->idx); + else + dev_info(priv->dev, "IMX8Q PHY%d PLL is locked\n", lane->idx); + + if (lane->lane_mode =3D=3D PHY_MODE_SATA) { + cond =3D REG48_PMA_RDY; + ret =3D read_poll_timeout(readb, val, ((val & cond) =3D=3D cond), + PHY_INIT_WAIT_USLEEP_MAX, PHY_INIT_WAIT_TIMEOUT, + false, priv->base + REG48_PMA_STATUS); + if (ret) + dev_err(priv->dev, "PHY calibration is timeout\n"); + else + dev_info(priv->dev, "PHY calibration is done\n"); + } + + return ret; +} + +static int imx8q_hsio_set_mode(struct phy *phy, enum phy_mode mode, + int submode) +{ + u32 val; + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + + if (lane->lane_mode !=3D mode) + return -EINVAL; + + val =3D (mode =3D=3D PHY_MODE_PCIE) ? MODE_PCIE : MODE_SATA; + val =3D FIELD_PREP(MODE_MASK, val); + regmap_update_bits(priv->phy, lane->phy_off + CTRL0, MODE_MASK, val); + + switch (submode) { + case PHY_MODE_PCIE_RC: + val =3D FIELD_PREP(DEVICE_TYPE_MASK, PCI_EXP_TYPE_ROOT_PORT); + break; + case PHY_MODE_PCIE_EP: + val =3D FIELD_PREP(DEVICE_TYPE_MASK, PCI_EXP_TYPE_ENDPOINT); + break; + default: /* Support only PCIe EP and RC now. */ + return 0; + } + if (submode) + regmap_update_bits(priv->ctrl, lane->ctrl_off + CTRL0, + DEVICE_TYPE_MASK, val); + + return 0; +} + +static int imx8q_hsio_set_speed(struct phy *phy, int speed) +{ + struct imx8q_hsio_lane *lane =3D phy_get_drvdata(phy); + struct imx8q_hsio_priv *priv =3D lane->priv; + + regmap_update_bits(priv->ctrl, lane->ctrl_off + CTRL2, LTSSM_ENABLE, + speed ? LTSSM_ENABLE : 0); + return 0; +} + +static const struct phy_ops imx8q_hsio_ops =3D { + .init =3D imx8q_hsio_init, + .exit =3D imx8q_hsio_exit, + .power_on =3D imx8q_hsio_power_on, + .set_mode =3D imx8q_hsio_set_mode, + .set_speed =3D imx8q_hsio_set_speed, + .owner =3D THIS_MODULE, +}; + +static const struct imx8q_hsio_drvdata imx8qxp_serdes_drvdata =3D { + .num_lane =3D 1, +}; + +static const struct imx8q_hsio_drvdata imx8qm_serdes_drvdata =3D { + .num_lane =3D 3, +}; + +static const struct of_device_id imx8q_hsio_of_match[] =3D { + {.compatible =3D "fsl,imx8qxp-serdes", .data =3D &imx8qxp_serdes_drvdata}, + {.compatible =3D "fsl,imx8qm-serdes", .data =3D &imx8qm_serdes_drvdata}, + { }, +}; + +MODULE_DEVICE_TABLE(of, imx8q_hsio_of_match); + +static struct phy *imx8q_hsio_xlate(struct device *dev, + const struct of_phandle_args *args) +{ + struct imx8q_hsio_priv *priv =3D dev_get_drvdata(dev); + int idx =3D args->args[0]; + int ctrl_id =3D args->args[1]; + int hsio_cfg =3D args->args[2]; + + if (idx >=3D priv->drvdata->num_lane) + return ERR_PTR(-EINVAL); + priv->lane[idx].idx =3D idx; + priv->lane[idx].ctrl_id =3D ctrl_id; + priv->hsio_cfg =3D hsio_cfg; + + return priv->lane[idx].phy; +} + +static int imx8q_hsio_probe(struct platform_device *pdev) +{ + int i; + void __iomem *off; + struct device *dev =3D &pdev->dev; + struct device_node *np =3D dev->of_node; + const struct of_device_id *of_id; + struct imx8q_hsio_priv *priv; + struct phy_provider *provider; + + of_id =3D of_match_device(imx8q_hsio_of_match, dev); + if (!of_id) + return -EINVAL; + + priv =3D devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + priv->dev =3D &pdev->dev; + priv->drvdata =3D of_device_get_match_data(dev); + + /* Get PHY refclk pad mode */ + of_property_read_u32(np, "fsl,refclk-pad-mode", &priv->refclk_pad_mode); + + priv->base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + off =3D devm_platform_ioremap_resource_byname(pdev, "phy"); + priv->phy =3D devm_regmap_init_mmio(dev, off, ®map_config); + if (IS_ERR(priv->phy)) + return dev_err_probe(dev, PTR_ERR(priv->phy), + "unable to find phy csr registers\n"); + + off =3D devm_platform_ioremap_resource_byname(pdev, "ctrl"); + priv->ctrl =3D devm_regmap_init_mmio(dev, off, ®map_config); + if (IS_ERR(priv->ctrl)) + return dev_err_probe(dev, PTR_ERR(priv->ctrl), + "unable to find ctrl csr registers\n"); + + off =3D devm_platform_ioremap_resource_byname(pdev, "misc"); + priv->misc =3D devm_regmap_init_mmio(dev, off, ®map_config); + if (IS_ERR(priv->misc)) + return dev_err_probe(dev, PTR_ERR(priv->misc), + "unable to find misc csr registers\n"); + + for (i =3D 0; i < priv->drvdata->num_lane; i++) { + struct imx8q_hsio_lane *lane =3D &priv->lane[i]; + struct phy *phy; + + memset(lane, 0, sizeof(*lane)); + + phy =3D devm_phy_create(&pdev->dev, NULL, &imx8q_hsio_ops); + if (IS_ERR(phy)) + return PTR_ERR(phy); + + lane->priv =3D priv; + lane->phy =3D phy; + lane->idx =3D i; + phy_set_drvdata(phy, lane); + } + + dev_set_drvdata(dev, priv); + dev_set_drvdata(&pdev->dev, priv); + + provider =3D devm_of_phy_provider_register(&pdev->dev, imx8q_hsio_xlate); + + return PTR_ERR_OR_ZERO(provider); +} + +static struct platform_driver imx8q_hsio_driver =3D { + .probe =3D imx8q_hsio_probe, + .driver =3D { + .name =3D "imx8q-hsio-phy", + .of_match_table =3D imx8q_hsio_of_match, + } +}; +module_platform_driver(imx8q_hsio_driver); + +MODULE_DESCRIPTION("FSL IMX8Q HSIO SERDES PHY driver"); +MODULE_LICENSE("GPL"); --=20 2.37.1