From nobody Sat Feb 7 08:53:40 2026 Received: from mail-m127225.xmail.ntesmail.com (mail-m127225.xmail.ntesmail.com [115.236.127.225]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5ADC75D464; Mon, 25 Mar 2024 08:32:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=115.236.127.225 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711355528; cv=none; b=bPUwIPFf6ZngoiEDxJNDSFDk36Y3R17dkMNPALi8dzL6DV8C7VVh/+SQffJpY7VwiHxU1TjR7J39XbXEFgd3j0Qkbn4cv9/WDJYIrk1Eyih3zBM+Xl58Djk1roQvwVaNuptZBWm/rreJ7wghvbxJ+0AHgfq6AlyVN+CMEmNCTwQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711355528; c=relaxed/simple; bh=KD50ATroLq5wbiqV8KIwzZpaujxagamNMl0akgT1LWU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=UA0AFFwlvOzSFkcMeGZIUI2ApgF5IJMeo+CWIw8Er0BJwXpwD3ikp0szQLhYBgJyDaI+FQI+SO9p+8C2AxpkJiz7u9+hiAHDue/XHQ0HZaeKopw6YLqwwGFXBcALkG0bftsyPJl4iCykHYzFvIhw6Usw1FpIt0/+mOfOV2ZpPxg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com; spf=pass smtp.mailfrom=rock-chips.com; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b=S9r0f+9F; arc=none smtp.client-ip=115.236.127.225 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b="S9r0f+9F" DKIM-Signature: a=rsa-sha256; b=S9r0f+9FN3LtZ3BxW8+zASeX2mJRD5y9BDprcwER3SnJ+xFG9rwhIRCxSklTmFpxIhFxx3/CToiQVri3c/rLKgrUMobOgAKPhktClxFkhN+0UzbaWTXUcCzQjLK7fv7dw26KEKu8an/FIxniRKoc+pLV46mgUfNRnO5gREEqELY=; c=relaxed/relaxed; s=default; d=rock-chips.com; v=1; bh=RTrYQS6npXaXjhs3epbhBAkTBe1y8Ij/m1SJhYUQASY=; h=date:mime-version:subject:message-id:from; Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.qiye.163.com (Hmail) with ESMTPA id 4C7647C044A; Mon, 25 Mar 2024 12:16:50 +0800 (CST) From: Sugar Zhang To: heiko@sntech.de Cc: linux-rockchip@lists.infradead.org, Sugar Zhang , Michael Turquette , Stephen Boyd , linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 1/2] clk: rockchip: Add support for clk input / output switch Date: Mon, 25 Mar 2024 12:16:29 +0800 Message-Id: <20240325121537.v1.1.Ibe8286bb98ea1fc3bc6421c30f6e46fc0b1b0d88@changeid> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1711340191-69588-1-git-send-email-sugar.zhang@rock-chips.com> References: <1711340191-69588-1-git-send-email-sugar.zhang@rock-chips.com> X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly tZV1koWUFDSUNOT01LS0k3V1ktWUFJV1kPCRoVCBIfWUFZGkIZTFZKGR4aTk1ISB8aTx5VEwETFh oSFyQUDg9ZV1kYEgtZQVlOQ1VJSVVMVUpKT1lXWRYaDxIVHRRZQVlPS0hVSk5DTUtIVUpLS1VKQl kG X-HM-Tid: 0a8e73d34a1109d2kunm4c7647c044a X-HM-MType: 1 X-HM-Sender-Digest: e1kMHhlZQR0aFwgeV1kSHx4VD1lBWUc6OhA6UTo*HTMSOA0ZFQgKNBI3 GBRPCx5VSlVKTEpKSE9LSUpKSE9CVTMWGhIXVQgOHBoJVQETGhUcOwkUGBBWGBMSCwhVGBQWRVlX WRILWUFZTkNVSUlVTFVKSk9ZV1kIAVlBQk9DSjcG Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" This patch add support switch for clk-bidirection which located at GRF, such as SAIx_MCLK_{IN OUT} which share the same pin. and these config maybe located in many pieces of GRF, which hard to addressed in one single clk driver. so, we add this simple helper driver to address this situation. In order to simplify implement and usage, and also for safety clk usage (avoid high freq glitch), we set all clk out as disabled (which means Input default for clk-bidrection) in the pre-stage, such boot-loader or init by HW default. And then set a safety freq before enable clk-out, such as "assign-clock-rates" or clk_set_rate in drivers. e.g. 1. mclk{out,in}_sai0 define: mclkin_sai0: mclkin-sai0 { compatible =3D "fixed-clock"; #clock-cells =3D <0>; clock-frequency =3D <12288000>; clock-output-names =3D "mclk_sai0_from_io"; }; mclkout_sai0: mclkout-sai0@ff040070 { compatible =3D "rockchip,clk-out"; reg =3D <0 0xff040070 0 0x4>; clocks =3D <&cru MCLK_SAI0_OUT2IO>; #clock-cells =3D <0>; clock-output-names =3D "mclk_sai0_to_io"; rockchip,bit-shift =3D <4>; //example with PD if reg access needed power-domains =3D <&power RK3562_PD_VO>; }; Note: clock-output-names of mclkin_sai0 should equal to strings in drivers. such = as: drivers/clk/rockchip/clk-rk3562.c: PNAME(clk_sai0_p) =3D { "clk_sai0_src", "clk_sai0_frac", "xin_osc0_half", "= mclk_sai0_from_io" }; 2. mclkout_sai0 usage: &ext_codec { clocks =3D <&mclkout_sai0>; clock-names =3D "mclk"; assigned-clocks =3D <&mclkout_sai0>; assigned-clock-rates =3D <12288000>; pinctrl-names =3D "default"; pinctrl-0 =3D <&i2s0m0_mclk>; }; clk_summary on sai0 work: cat /sys/kernel/debug/clk/clk_summary | egrep "pll|sai0" clk_sai0_src 1 1 0 1188000000 0 = 0 50000 clk_sai0_frac 1 1 0 12288000 0 = 0 50000 clk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0_out2io 1 1 0 12288000 0 = 0 50000 mclk_sai0_to_io 1 1 0 12288000 0 = 0 50000 example with PD if reg access needed: * PD status when mclk_sai0_to_io on: cat /sys/kernel/debug/pm_genpd/pm_genpd_summary domain status children /device runtime status ---------------------------------------------------------------------- ... vo on /devices/platform/clocks/ff040070.mclkout-sai0 active ... * PD status when mclk_sai0_to_io off: cat /sys/kernel/debug/pm_genpd/pm_genpd_summary domain status children /device runtime status ---------------------------------------------------------------------- ... vo off-0 /devices/platform/clocks/ff040070.mclkout-sai0 suspended ... 3. mclkin_sai0 usage: please override freq of mclkin as the real external clkin, such as: &mclkin_sai0 { clock-frequency =3D <24576000>; } &ext_codec { clocks =3D <&mclkin_sai0>; clock-names =3D "mclk"; assigned-clocks =3D <&cru CLK_SAI0>; assigned-clock-parents =3D <&mclkin_sai0>; pinctrl-names =3D "default"; pinctrl-0 =3D <&i2s0m0_mclk>; }; clk_summary on sai0 work: cat /sys/kernel/debug/clk/clk_summary | egrep "pll|sai0" mclk_sai0_from_io 1 1 0 12288000 0 = 0 50000 clk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0_out2io 0 0 0 12288000 0 = 0 50000 mclk_sai0_to_io 0 0 0 12288000 0 = 0 50000 Signed-off-by: Sugar Zhang --- drivers/clk/rockchip/Kconfig | 6 +++ drivers/clk/rockchip/Makefile | 2 + drivers/clk/rockchip/clk-out.c | 99 ++++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 107 insertions(+) create mode 100644 drivers/clk/rockchip/clk-out.c diff --git a/drivers/clk/rockchip/Kconfig b/drivers/clk/rockchip/Kconfig index 9aad869..0e7eee8 100644 --- a/drivers/clk/rockchip/Kconfig +++ b/drivers/clk/rockchip/Kconfig @@ -107,4 +107,10 @@ config CLK_RK3588 help Build the driver for RK3588 Clock Driver. =20 +config ROCKCHIP_CLK_OUT + tristate "Rockchip Clk Out / Input Switch" + default y + help + Say y here to enable clk out / input switch. + endif diff --git a/drivers/clk/rockchip/Makefile b/drivers/clk/rockchip/Makefile index 36894f6..30d6060 100644 --- a/drivers/clk/rockchip/Makefile +++ b/drivers/clk/rockchip/Makefile @@ -29,3 +29,5 @@ obj-$(CONFIG_CLK_RK3368) +=3D clk-rk3368.o obj-$(CONFIG_CLK_RK3399) +=3D clk-rk3399.o obj-$(CONFIG_CLK_RK3568) +=3D clk-rk3568.o obj-$(CONFIG_CLK_RK3588) +=3D clk-rk3588.o rst-rk3588.o + +obj-$(CONFIG_ROCKCHIP_CLK_OUT) +=3D clk-out.o diff --git a/drivers/clk/rockchip/clk-out.c b/drivers/clk/rockchip/clk-out.c new file mode 100644 index 0000000..22dcd98 --- /dev/null +++ b/drivers/clk/rockchip/clk-out.c @@ -0,0 +1,99 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (c) 2023 Rockchip Electronics Co., Ltd + */ + +#include +#include +#include +#include +#include +#include + +static DEFINE_SPINLOCK(clk_out_lock); + +static int rockchip_clk_out_probe(struct platform_device *pdev) +{ + struct device *dev =3D &pdev->dev; + struct device_node *node =3D pdev->dev.of_node; + struct clk_hw *hw; + struct resource *res; + const char *clk_name =3D node->name; + const char *parent_name; + void __iomem *reg; + u32 shift =3D 0; + u8 clk_gate_flags =3D CLK_GATE_HIWORD_MASK; + int ret; + + ret =3D device_property_read_string(dev, "clock-output-names", &clk_name); + if (ret) + return ret; + + ret =3D device_property_read_u32(dev, "rockchip,bit-shift", &shift); + if (ret) + return ret; + + if (device_property_read_bool(dev, "rockchip,bit-set-to-disable")) + clk_gate_flags |=3D CLK_GATE_SET_TO_DISABLE; + + ret =3D of_clk_parent_fill(node, &parent_name, 1); + if (ret !=3D 1) + return -EINVAL; + + res =3D platform_get_resource(pdev, IORESOURCE_MEM, 0); + if (!res) + return -ENOMEM; + + reg =3D devm_ioremap(dev, res->start, resource_size(res)); + if (!reg) + return -ENOMEM; + + pm_runtime_enable(dev); + + hw =3D clk_hw_register_gate(dev, clk_name, parent_name, CLK_SET_RATE_PARE= NT, + reg, shift, clk_gate_flags, &clk_out_lock); + if (IS_ERR(hw)) { + ret =3D -EINVAL; + goto err_disable_pm_runtime; + } + + of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw); + + return 0; + +err_disable_pm_runtime: + pm_runtime_disable(dev); + + return ret; +} + +static int rockchip_clk_out_remove(struct platform_device *pdev) +{ + struct device_node *node =3D pdev->dev.of_node; + + of_clk_del_provider(node); + pm_runtime_disable(&pdev->dev); + + return 0; +} + +static const struct of_device_id rockchip_clk_out_match[] =3D { + { .compatible =3D "rockchip,clk-out", }, + {}, +}; + +static struct platform_driver rockchip_clk_out_driver =3D { + .driver =3D { + .name =3D "rockchip-clk-out", + .of_match_table =3D rockchip_clk_out_match, + }, + .probe =3D rockchip_clk_out_probe, + .remove =3D rockchip_clk_out_remove, +}; + +module_platform_driver(rockchip_clk_out_driver); + +MODULE_DESCRIPTION("Rockchip Clock Input-Output-Switch"); +MODULE_AUTHOR("Sugar Zhang "); +MODULE_LICENSE("GPL"); +MODULE_DEVICE_TABLE(of, rockchip_clk_out_match); --=20 2.7.4 From nobody Sat Feb 7 08:53:40 2026 Received: from mail-m92243.xmail.ntesmail.com (mail-m92243.xmail.ntesmail.com [103.126.92.243]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87A381A2F5E; Mon, 25 Mar 2024 04:27:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=103.126.92.243 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711340828; cv=none; b=tZ8u5EGzxJI+ZF3+7Ru0rXgj0AQC3d5LcO73hoJFj2DliccZs3gll0cStpVaUB8GC/5SDSf7h/CEzD62s+qMNXEk3CHhJs37LcDBIxBb640oVC2fdXTei3Ph39zivN0s36wrtxD76DxrydvQGLsH8mTafH62WU4V72DW9soCB5U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711340828; c=relaxed/simple; bh=SN/GS0AZ+EUWn+mOIgLp5B2MlLhwKNw641U3Dmvv68g=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=A9KNbysHq8Dwyc/4MItnPj1MMLgwwYRZx96TcDavzFF5PmMe25Euo0PLV6WnzI3tMmmTgJPrB7vA+lhSHSNYc0k313z1Bx/5BsjOaiieOcnWXButWu76hhzFUpbvti6KlyYGUk9sL7alTPh4f1muJJ6IGLeCqe6iQaLSaWRPj8U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com; spf=pass smtp.mailfrom=rock-chips.com; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b=G8hd7UzZ; arc=none smtp.client-ip=103.126.92.243 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rock-chips.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=rock-chips.com header.i=@rock-chips.com header.b="G8hd7UzZ" DKIM-Signature: a=rsa-sha256; b=G8hd7UzZoAdbA1wHmMGafPZkMMNd476Dw1t4XSX3Yv3G1NYOQryEFaXBLj4d+eXjS7R4Y3ypOxtTyS0vv2PkMV/FKUodn5Gyy66Ah8kSlgQzdC6Az/nU0yaiHbUxNy+jrjGEe7ZRze86al36eDaqhwZGUJofvHmhj3AAe2mhd2g=; c=relaxed/relaxed; s=default; d=rock-chips.com; v=1; bh=qNWQ0E2o06XH4CPhJnC+MNCo7SgW7ENaUR/eOaQ2c7o=; h=date:mime-version:subject:message-id:from; Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.qiye.163.com (Hmail) with ESMTPA id 119807C0194; Mon, 25 Mar 2024 12:16:57 +0800 (CST) From: Sugar Zhang To: heiko@sntech.de Cc: linux-rockchip@lists.infradead.org, Sugar Zhang , Conor Dooley , Krzysztof Kozlowski , Michael Turquette , Rob Herring , Stephen Boyd , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 2/2] dt-bindings: clock: rockchip: Add support for clk input / output switch Date: Mon, 25 Mar 2024 12:16:30 +0800 Message-Id: <1711340191-69588-2-git-send-email-sugar.zhang@rock-chips.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1711340191-69588-1-git-send-email-sugar.zhang@rock-chips.com> References: <1711340191-69588-1-git-send-email-sugar.zhang@rock-chips.com> X-HM-Spam-Status: e1kfGhgUHx5ZQUpXWQgPGg8OCBgUHx5ZQUlOS1dZFg8aDwILHllBWSg2Ly tZV1koWUFDSUNOT01LS0k3V1ktWUFJV1kPCRoVCBIfWUFZGkJNT1ZJGklCS05ITR9DHR5VEwETFh oSFyQUDg9ZV1kYEgtZQVlOQ1VJSVVMVUpKT1lXWRYaDxIVHRRZQVlPS0hVSk5DTUtIVUpLS1VKQl kG X-HM-Tid: 0a8e73d3653b09d2kunm119807c0194 X-HM-MType: 1 X-HM-Sender-Digest: e1kMHhlZQR0aFwgeV1kSHx4VD1lBWUc6NxA6Gjo5FDMIFg02FQg2NEki IwpPCVFVSlVKTEpKSE9LSUpDSU9CVTMWGhIXVQgOHBoJVQETGhUcOwkUGBBWGBMSCwhVGBQWRVlX WRILWUFZTkNVSUlVTFVKSk9ZV1kIAVlBQk9MSzcG Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" This patch add support switch for clk-bidirection which located at GRF, such as SAIx_MCLK_{IN OUT} which share the same pin. and these config maybe located in many pieces of GRF, which hard to addressed in one single clk driver. so, we add this simple helper driver to address this situation. In order to simplify implement and usage, and also for safety clk usage (avoid high freq glitch), we set all clk out as disabled (which means Input default for clk-bidrection) in the pre-stage, such boot-loader or init by HW default. And then set a safety freq before enable clk-out, such as "assign-clock-rates" or clk_set_rate in drivers. e.g. 1. mclk{out,in}_sai0 define: mclkin_sai0: mclkin-sai0 { compatible =3D "fixed-clock"; #clock-cells =3D <0>; clock-frequency =3D <12288000>; clock-output-names =3D "mclk_sai0_from_io"; }; mclkout_sai0: mclkout-sai0@ff040070 { compatible =3D "rockchip,clk-out"; reg =3D <0 0xff040070 0 0x4>; clocks =3D <&cru MCLK_SAI0_OUT2IO>; #clock-cells =3D <0>; clock-output-names =3D "mclk_sai0_to_io"; rockchip,bit-shift =3D <4>; //example with PD if reg access needed power-domains =3D <&power RK3562_PD_VO>; }; Note: clock-output-names of mclkin_sai0 should equal to strings in drivers. such = as: drivers/clk/rockchip/clk-rk3562.c: PNAME(clk_sai0_p) =3D { "clk_sai0_src", "clk_sai0_frac", "xin_osc0_half", "= mclk_sai0_from_io" }; 2. mclkout_sai0 usage: &ext_codec { clocks =3D <&mclkout_sai0>; clock-names =3D "mclk"; assigned-clocks =3D <&mclkout_sai0>; assigned-clock-rates =3D <12288000>; pinctrl-names =3D "default"; pinctrl-0 =3D <&i2s0m0_mclk>; }; clk_summary on sai0 work: cat /sys/kernel/debug/clk/clk_summary | egrep "pll|sai0" clk_sai0_src 1 1 0 1188000000 0 = 0 50000 clk_sai0_frac 1 1 0 12288000 0 = 0 50000 clk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0_out2io 1 1 0 12288000 0 = 0 50000 mclk_sai0_to_io 1 1 0 12288000 0 = 0 50000 example with PD if reg access needed: * PD status when mclk_sai0_to_io on: cat /sys/kernel/debug/pm_genpd/pm_genpd_summary domain status children /device runtime status ---------------------------------------------------------------------- ... vo on /devices/platform/clocks/ff040070.mclkout-sai0 active ... * PD status when mclk_sai0_to_io off: cat /sys/kernel/debug/pm_genpd/pm_genpd_summary domain status children /device runtime status ---------------------------------------------------------------------- ... vo off-0 /devices/platform/clocks/ff040070.mclkout-sai0 suspended ... 3. mclkin_sai0 usage: please override freq of mclkin as the real external clkin, such as: &mclkin_sai0 { clock-frequency =3D <24576000>; } &ext_codec { clocks =3D <&mclkin_sai0>; clock-names =3D "mclk"; assigned-clocks =3D <&cru CLK_SAI0>; assigned-clock-parents =3D <&mclkin_sai0>; pinctrl-names =3D "default"; pinctrl-0 =3D <&i2s0m0_mclk>; }; clk_summary on sai0 work: cat /sys/kernel/debug/clk/clk_summary | egrep "pll|sai0" mclk_sai0_from_io 1 1 0 12288000 0 = 0 50000 clk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0 1 1 0 12288000 0 = 0 50000 mclk_sai0_out2io 0 0 0 12288000 0 = 0 50000 mclk_sai0_to_io 0 0 0 12288000 0 = 0 50000 Signed-off-by: Sugar Zhang --- .../bindings/clock/rockchip,clk-out.yaml | 107 +++++++++++++++++= ++++ 1 file changed, 107 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/rockchip,clk-ou= t.yaml diff --git a/Documentation/devicetree/bindings/clock/rockchip,clk-out.yaml = b/Documentation/devicetree/bindings/clock/rockchip,clk-out.yaml new file mode 100644 index 0000000..6582605 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/rockchip,clk-out.yaml @@ -0,0 +1,107 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/rockchip,clk-out.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip Clock Out Control Module Binding + +maintainers: + - Sugar Zhang + +description: | + This add support switch for clk-bidirection which located + at GRF, such as SAIx_MCLK_{IN OUT} which share the same pin. + and these config maybe located in many pieces of GRF, + which hard to addressed in one single clk driver. so, we add + this simple helper driver to address this situation. + + In order to simplify implement and usage, and also for safety + clk usage (avoid high freq glitch), we set all clk out as disabled + (which means Input default for clk-bidrection) in the pre-stage, + such boot-loader or init by HW default. And then set a safety freq + before enable clk-out, such as "assign-clock-rates" or clk_set_rate + in drivers. + +properties: + compatible: + enum: + - rockchip,clk-out + + reg: + maxItems: 1 + + "#clock-cells": + const: 1 + + clocks: + maxItems: 1 + description: parent clocks. + + power-domains: + maxItems: 1 + + clock-output-names: + maxItems: 1 + + rockchip,bit-shift: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Defines the bit shift of clk out enable. + + rockchip,bit-set-to-disable: + type: boolean + description: | + By default this clock sets the bit at bit-shift to enable the clock. + Setting this property does the opposite: setting the bit disable + the clock and clearing it enables the clock. + +required: + - compatible + - reg + - clocks + - "#clock-cells" + - clock-output-names + - rockchip,bit-shift + +additionalProperties: false + +examples: + # Clock Provider node: + - | + mclkin_sai0: mclkin-sai0 { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + clock-frequency =3D <12288000>; + clock-output-names =3D "mclk_sai0_from_io"; + }; + + mclkout_sai0: mclkout-sai0@ff040070 { + compatible =3D "rockchip,clk-out"; + reg =3D <0 0xff040070 0 0x4>; + clocks =3D <&cru MCLK_SAI0_OUT2IO>; + #clock-cells =3D <0>; + clock-output-names =3D "mclk_sai0_to_io"; + rockchip,bit-shift =3D <4>; + }; + + # Clock mclkout Consumer node: + - | + ext_codec { + clocks =3D <&mclkout_sai0>; + clock-names =3D "mclk"; + assigned-clocks =3D <&mclkout_sai0>; + assigned-clock-rates =3D <12288000>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2s0m0_mclk>; + }; + + # Clock mclkin Consumer node: + - | + ext_codec { + clocks =3D <&mclkin_sai0>; + clock-names =3D "mclk"; + assigned-clocks =3D <&cru CLK_SAI0>; + assigned-clock-parents =3D <&mclkin_sai0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2s0m0_mclk>; + }; --=20 2.7.4