From nobody Thu Nov 14 05:12:17 2024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 48662C4332F for ; Tue, 7 Nov 2023 04:48:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233568AbjKGEsE (ORCPT ); Mon, 6 Nov 2023 23:48:04 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38372 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233615AbjKGErb (ORCPT ); Mon, 6 Nov 2023 23:47:31 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 46EF010E4; Mon, 6 Nov 2023 20:47:11 -0800 (PST) Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3A72PAYH013462; Tue, 7 Nov 2023 04:46:43 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=from : to : cc : subject : date : message-id : in-reply-to : references; s=qcppdkim1; bh=9gYr30gZbffpz2Y7FeDd8P4tqDeGS/wQ9MWMuiiBrUo=; b=LU9g05wNQwbVp6ndrUs3xmriv8/SwMrQSASwnC3VYPtLyAxmPoEACx9A+bbXzlArPep3 4S3MyLCDbfUIUH6NWe/7BFGJQoK0QfSfKYPyxpTpFXsD9T7mi3/fnCnvVnLk38AZrYbi hd4uj9H45nJspykT9EhWTrXtZnIhwlzzyu93NwpO0WocK624FoPienYIKTcid+N96J47 nVq5ontzi93UbGtVt/sHDeiACw9ij1heUBUzr2VbkPKPqvf5kR4LRzfK0fEhwZgZE2g9 WPeKN2NdW4hU3+MILhId+qLvg+9Ks6roDouGQ5zZ4PHVValLx2y9FqtAsgZpXVRpwogL 3w== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3u72r29gcn-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 07 Nov 2023 04:46:43 +0000 Received: from pps.filterd (NASANPPMTA02.qualcomm.com [127.0.0.1]) by NASANPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 3A74kg9S011997; Tue, 7 Nov 2023 04:46:42 GMT Received: from pps.reinject (localhost [127.0.0.1]) by NASANPPMTA02.qualcomm.com (PPS) with ESMTP id 3u75aemh09-1; Tue, 07 Nov 2023 04:46:42 +0000 Received: from NASANPPMTA02.qualcomm.com (NASANPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 3A74kBjq011075; Tue, 7 Nov 2023 04:46:41 GMT Received: from stor-dylan.qualcomm.com (stor-dylan.qualcomm.com [192.168.140.207]) by NASANPPMTA02.qualcomm.com (PPS) with ESMTP id 3A74kf7S011986; Tue, 07 Nov 2023 04:46:41 +0000 Received: by stor-dylan.qualcomm.com (Postfix, from userid 359480) id 6E7E820A78; Mon, 6 Nov 2023 20:46:41 -0800 (PST) From: Can Guo To: quic_cang@quicinc.com, bvanassche@acm.org, mani@kernel.org, stanley.chu@mediatek.com, adrian.hunter@intel.com, beanhuo@micron.com, avri.altman@wdc.com, junwoo80.lee@samsung.com, martin.petersen@oracle.com Cc: linux-scsi@vger.kernel.org, Alim Akhtar , "James E.J. Bottomley" , Krzysztof Kozlowski , Andy Gross , Bjorn Andersson , Konrad Dybcio , Matthias Brugger , AngeloGioacchino Del Regno , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Brian Masney , linux-arm-kernel@lists.infradead.org (moderated list:ARM/SAMSUNG S3C, S5P AND EXYNOS ARM ARCHITECTURES), linux-samsung-soc@vger.kernel.org (open list:ARM/SAMSUNG S3C, S5P AND EXYNOS ARM ARCHITECTURES), linux-kernel@vger.kernel.org (open list), linux-mediatek@lists.infradead.org (moderated list:UNIVERSAL FLASH STORAGE HOST CONTROLLER DRIVER...), linux-arm-msm@vger.kernel.org (open list:UNIVERSAL FLASH STORAGE HOST CONTROLLER DRIVER...) Subject: [PATCH v2 1/7] scsi: ufs: host: Rename structure ufs_dev_params to ufs_host_params Date: Mon, 6 Nov 2023 20:46:07 -0800 Message-Id: <1699332374-9324-2-git-send-email-cang@qti.qualcomm.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1699332374-9324-1-git-send-email-cang@qti.qualcomm.com> References: <1699332374-9324-1-git-send-email-cang@qti.qualcomm.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 8Y5oOKR6ZSgfjAs0IyG_KnF1r8han2rk X-Proofpoint-ORIG-GUID: 8Y5oOKR6ZSgfjAs0IyG_KnF1r8han2rk X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-06_15,2023-11-02_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 bulkscore=0 adultscore=0 lowpriorityscore=0 suspectscore=0 malwarescore=0 clxscore=1011 phishscore=0 priorityscore=1501 mlxscore=0 spamscore=0 mlxlogscore=999 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2310240000 definitions=main-2311070038 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: Can Guo Structure ufs_dev_params is actually used in UFS host vendor drivers to declare host specific power mode parameters, like ufs__params or host_cap, which makes the code not very straightforward to read. Rename the structure ufs_dev_params to ufs_host_params and unify the declarations in all vendor drivers to host_params. In addition, rename the two functions ufshcd_init_dev_pwr_param() and ufshcd_get_dev_pwr_param() which work based on the ufs_host_params to ufshcd_init_host_param() and ufshcd_negotiate_pwr_param() respectively to avoid confusions. This change does not change any functionalities or logic. Signed-off-by: Can Guo Acked-by: Andrew Halaney --- drivers/ufs/host/ufs-exynos.c | 7 +++--- drivers/ufs/host/ufs-hisi.c | 11 ++++----- drivers/ufs/host/ufs-mediatek.c | 12 ++++------ drivers/ufs/host/ufs-qcom.c | 12 ++++------ drivers/ufs/host/ufshcd-pltfrm.c | 49 ++++++++++++++++++++----------------= ---- drivers/ufs/host/ufshcd-pltfrm.h | 10 ++++---- 6 files changed, 47 insertions(+), 54 deletions(-) diff --git a/drivers/ufs/host/ufs-exynos.c b/drivers/ufs/host/ufs-exynos.c index 71bd6db..674f2f4 100644 --- a/drivers/ufs/host/ufs-exynos.c +++ b/drivers/ufs/host/ufs-exynos.c @@ -765,7 +765,7 @@ static int exynos_ufs_pre_pwr_mode(struct ufs_hba *hba, { struct exynos_ufs *ufs =3D ufshcd_get_variant(hba); struct phy *generic_phy =3D ufs->phy; - struct ufs_dev_params ufs_exynos_cap; + struct ufs_host_params host_params; int ret; =20 if (!dev_req_params) { @@ -774,10 +774,9 @@ static int exynos_ufs_pre_pwr_mode(struct ufs_hba *hba, goto out; } =20 - ufshcd_init_pwr_dev_param(&ufs_exynos_cap); + ufshcd_init_host_param(&host_params); =20 - ret =3D ufshcd_get_pwr_dev_param(&ufs_exynos_cap, - dev_max_params, dev_req_params); + ret =3D ufshcd_negotiate_pwr_param(&host_params, dev_max_params, dev_req_= params); if (ret) { pr_err("%s: failed to determine capabilities\n", __func__); goto out; diff --git a/drivers/ufs/host/ufs-hisi.c b/drivers/ufs/host/ufs-hisi.c index 0229ac0..bb0c9a7 100644 --- a/drivers/ufs/host/ufs-hisi.c +++ b/drivers/ufs/host/ufs-hisi.c @@ -293,9 +293,9 @@ static int ufs_hisi_link_startup_notify(struct ufs_hba = *hba, return err; } =20 -static void ufs_hisi_set_dev_cap(struct ufs_dev_params *hisi_param) +static void ufs_hisi_set_dev_cap(struct ufs_host_params *host_params) { - ufshcd_init_pwr_dev_param(hisi_param); + ufshcd_init_host_param(host_params); } =20 static void ufs_hisi_pwr_change_pre_change(struct ufs_hba *hba) @@ -365,7 +365,7 @@ static int ufs_hisi_pwr_change_notify(struct ufs_hba *h= ba, struct ufs_pa_layer_attr *dev_max_params, struct ufs_pa_layer_attr *dev_req_params) { - struct ufs_dev_params ufs_hisi_cap; + struct ufs_host_params host_params; int ret =3D 0; =20 if (!dev_req_params) { @@ -377,9 +377,8 @@ static int ufs_hisi_pwr_change_notify(struct ufs_hba *h= ba, =20 switch (status) { case PRE_CHANGE: - ufs_hisi_set_dev_cap(&ufs_hisi_cap); - ret =3D ufshcd_get_pwr_dev_param(&ufs_hisi_cap, - dev_max_params, dev_req_params); + ufs_hisi_set_dev_cap(&host_params); + ret =3D ufshcd_negotiate_pwr_param(&host_params, dev_max_params, dev_req= _params); if (ret) { dev_err(hba->dev, "%s: failed to determine capabilities\n", __func__); diff --git a/drivers/ufs/host/ufs-mediatek.c b/drivers/ufs/host/ufs-mediate= k.c index fc61790..016067d 100644 --- a/drivers/ufs/host/ufs-mediatek.c +++ b/drivers/ufs/host/ufs-mediatek.c @@ -996,16 +996,14 @@ static int ufs_mtk_pre_pwr_change(struct ufs_hba *hba, struct ufs_pa_layer_attr *dev_req_params) { struct ufs_mtk_host *host =3D ufshcd_get_variant(hba); - struct ufs_dev_params host_cap; + struct ufs_host_params host_params; int ret; =20 - ufshcd_init_pwr_dev_param(&host_cap); - host_cap.hs_rx_gear =3D UFS_HS_G5; - host_cap.hs_tx_gear =3D UFS_HS_G5; + ufshcd_init_host_param(&host_params); + host_params.hs_rx_gear =3D UFS_HS_G5; + host_params.hs_tx_gear =3D UFS_HS_G5; =20 - ret =3D ufshcd_get_pwr_dev_param(&host_cap, - dev_max_params, - dev_req_params); + ret =3D ufshcd_negotiate_pwr_param(&host_params, dev_max_params, dev_req_= params); if (ret) { pr_info("%s: failed to determine capabilities\n", __func__); diff --git a/drivers/ufs/host/ufs-qcom.c b/drivers/ufs/host/ufs-qcom.c index 96cb8b5..aee66a3 100644 --- a/drivers/ufs/host/ufs-qcom.c +++ b/drivers/ufs/host/ufs-qcom.c @@ -898,7 +898,7 @@ static int ufs_qcom_pwr_change_notify(struct ufs_hba *h= ba, struct ufs_pa_layer_attr *dev_req_params) { struct ufs_qcom_host *host =3D ufshcd_get_variant(hba); - struct ufs_dev_params ufs_qcom_cap; + struct ufs_host_params host_params; int ret =3D 0; =20 if (!dev_req_params) { @@ -908,15 +908,13 @@ static int ufs_qcom_pwr_change_notify(struct ufs_hba = *hba, =20 switch (status) { case PRE_CHANGE: - ufshcd_init_pwr_dev_param(&ufs_qcom_cap); - ufs_qcom_cap.hs_rate =3D UFS_QCOM_LIMIT_HS_RATE; + ufshcd_init_host_param(&host_params); + host_params.hs_rate =3D UFS_QCOM_LIMIT_HS_RATE; =20 /* This driver only supports symmetic gear setting i.e., hs_tx_gear =3D= =3D hs_rx_gear */ - ufs_qcom_cap.hs_tx_gear =3D ufs_qcom_cap.hs_rx_gear =3D ufs_qcom_get_hs_= gear(hba); + host_params.hs_tx_gear =3D host_params.hs_rx_gear =3D ufs_qcom_get_hs_ge= ar(hba); =20 - ret =3D ufshcd_get_pwr_dev_param(&ufs_qcom_cap, - dev_max_params, - dev_req_params); + ret =3D ufshcd_negotiate_pwr_param(&host_params, dev_max_params, dev_req= _params); if (ret) { dev_err(hba->dev, "%s: failed to determine capabilities\n", __func__); diff --git a/drivers/ufs/host/ufshcd-pltfrm.c b/drivers/ufs/host/ufshcd-plt= frm.c index da2558e..6e65b61 100644 --- a/drivers/ufs/host/ufshcd-pltfrm.c +++ b/drivers/ufs/host/ufshcd-pltfrm.c @@ -285,17 +285,17 @@ static int ufshcd_parse_operating_points(struct ufs_h= ba *hba) } =20 /** - * ufshcd_get_pwr_dev_param - get finally agreed attributes for + * ufshcd_negotiate_pwr_param - get finally agreed attributes for * power mode change - * @pltfrm_param: pointer to platform parameters + * @host_param: pointer to platform parameters * @dev_max: pointer to device attributes * @agreed_pwr: returned agreed attributes * * Return: 0 on success, non-zero value on failure. */ -int ufshcd_get_pwr_dev_param(const struct ufs_dev_params *pltfrm_param, - const struct ufs_pa_layer_attr *dev_max, - struct ufs_pa_layer_attr *agreed_pwr) +int ufshcd_negotiate_pwr_param(const struct ufs_host_params *host_param, + const struct ufs_pa_layer_attr *dev_max, + struct ufs_pa_layer_attr *agreed_pwr) { int min_pltfrm_gear; int min_dev_gear; @@ -305,19 +305,18 @@ int ufshcd_get_pwr_dev_param(const struct ufs_dev_par= ams *pltfrm_param, if (dev_max->pwr_rx =3D=3D FAST_MODE) is_dev_sup_hs =3D true; =20 - if (pltfrm_param->desired_working_mode =3D=3D UFS_HS_MODE) { + if (host_param->desired_working_mode =3D=3D UFS_HS_MODE) { is_pltfrm_max_hs =3D true; - min_pltfrm_gear =3D min_t(u32, pltfrm_param->hs_rx_gear, - pltfrm_param->hs_tx_gear); + min_pltfrm_gear =3D min_t(u32, host_param->hs_rx_gear, + host_param->hs_tx_gear); } else { - min_pltfrm_gear =3D min_t(u32, pltfrm_param->pwm_rx_gear, - pltfrm_param->pwm_tx_gear); + min_pltfrm_gear =3D min_t(u32, host_param->pwm_rx_gear, + host_param->pwm_tx_gear); } =20 /* - * device doesn't support HS but - * pltfrm_param->desired_working_mode is HS, - * thus device and pltfrm_param don't agree + * device doesn't support HS but host_param->desired_working_mode is HS, + * thus device and host_param don't agree */ if (!is_dev_sup_hs && is_pltfrm_max_hs) { pr_info("%s: device doesn't support HS\n", @@ -326,20 +325,20 @@ int ufshcd_get_pwr_dev_param(const struct ufs_dev_par= ams *pltfrm_param, } else if (is_dev_sup_hs && is_pltfrm_max_hs) { /* * since device supports HS, it supports FAST_MODE. - * since pltfrm_param->desired_working_mode is also HS + * since host_param->desired_working_mode is also HS * then final decision (FAST/FASTAUTO) is done according * to pltfrm_params as it is the restricting factor */ - agreed_pwr->pwr_rx =3D pltfrm_param->rx_pwr_hs; + agreed_pwr->pwr_rx =3D host_param->rx_pwr_hs; agreed_pwr->pwr_tx =3D agreed_pwr->pwr_rx; } else { /* - * here pltfrm_param->desired_working_mode is PWM. + * here host_param->desired_working_mode is PWM. * it doesn't matter whether device supports HS or PWM, - * in both cases pltfrm_param->desired_working_mode will + * in both cases host_param->desired_working_mode will * determine the mode */ - agreed_pwr->pwr_rx =3D pltfrm_param->rx_pwr_pwm; + agreed_pwr->pwr_rx =3D host_param->rx_pwr_pwm; agreed_pwr->pwr_tx =3D agreed_pwr->pwr_rx; } =20 @@ -349,9 +348,9 @@ int ufshcd_get_pwr_dev_param(const struct ufs_dev_param= s *pltfrm_param, * the same decision will be made for rx */ agreed_pwr->lane_tx =3D min_t(u32, dev_max->lane_tx, - pltfrm_param->tx_lanes); + host_param->tx_lanes); agreed_pwr->lane_rx =3D min_t(u32, dev_max->lane_rx, - pltfrm_param->rx_lanes); + host_param->rx_lanes); =20 /* device maximum gear is the minimum between device rx and tx gears */ min_dev_gear =3D min_t(u32, dev_max->gear_rx, dev_max->gear_tx); @@ -375,15 +374,15 @@ int ufshcd_get_pwr_dev_param(const struct ufs_dev_par= ams *pltfrm_param, } agreed_pwr->gear_tx =3D agreed_pwr->gear_rx; =20 - agreed_pwr->hs_rate =3D pltfrm_param->hs_rate; + agreed_pwr->hs_rate =3D host_param->hs_rate; =20 return 0; } -EXPORT_SYMBOL_GPL(ufshcd_get_pwr_dev_param); +EXPORT_SYMBOL_GPL(ufshcd_negotiate_pwr_param); =20 -void ufshcd_init_pwr_dev_param(struct ufs_dev_params *dev_param) +void ufshcd_init_host_param(struct ufs_host_params *host_param) { - *dev_param =3D (struct ufs_dev_params){ + *host_param =3D (struct ufs_host_params){ .tx_lanes =3D UFS_LANE_2, .rx_lanes =3D UFS_LANE_2, .hs_rx_gear =3D UFS_HS_G3, @@ -398,7 +397,7 @@ void ufshcd_init_pwr_dev_param(struct ufs_dev_params *d= ev_param) .desired_working_mode =3D UFS_HS_MODE, }; } -EXPORT_SYMBOL_GPL(ufshcd_init_pwr_dev_param); +EXPORT_SYMBOL_GPL(ufshcd_init_host_param); =20 /** * ufshcd_pltfrm_init - probe routine of the driver diff --git a/drivers/ufs/host/ufshcd-pltfrm.h b/drivers/ufs/host/ufshcd-plt= frm.h index a86a3ad..2d4d047 100644 --- a/drivers/ufs/host/ufshcd-pltfrm.h +++ b/drivers/ufs/host/ufshcd-pltfrm.h @@ -10,7 +10,7 @@ #define UFS_PWM_MODE 1 #define UFS_HS_MODE 2 =20 -struct ufs_dev_params { +struct ufs_host_params { u32 pwm_rx_gear; /* pwm rx gear to work in */ u32 pwm_tx_gear; /* pwm tx gear to work in */ u32 hs_rx_gear; /* hs rx gear to work in */ @@ -25,10 +25,10 @@ struct ufs_dev_params { u32 desired_working_mode; }; =20 -int ufshcd_get_pwr_dev_param(const struct ufs_dev_params *dev_param, - const struct ufs_pa_layer_attr *dev_max, - struct ufs_pa_layer_attr *agreed_pwr); -void ufshcd_init_pwr_dev_param(struct ufs_dev_params *dev_param); +int ufshcd_negotiate_pwr_param(const struct ufs_host_params *host_param, + const struct ufs_pa_layer_attr *dev_max, + struct ufs_pa_layer_attr *agreed_pwr); +void ufshcd_init_host_param(struct ufs_host_params *host_param); int ufshcd_pltfrm_init(struct platform_device *pdev, const struct ufs_hba_variant_ops *vops); int ufshcd_populate_vreg(struct device *dev, const char *name, --=20 2.7.4