From nobody Thu Sep 18 10:09:09 2025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 886A1C4332F for ; Fri, 9 Dec 2022 08:53:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229646AbiLIIxR (ORCPT ); Fri, 9 Dec 2022 03:53:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54746 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229564AbiLIIxK (ORCPT ); Fri, 9 Dec 2022 03:53:10 -0500 Received: from loongson.cn (mail.loongson.cn [114.242.206.163]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 0086C36C54 for ; Fri, 9 Dec 2022 00:53:07 -0800 (PST) Received: from loongson.cn (unknown [113.200.148.30]) by gateway (Coremail) with SMTP id _____8AxSuly95JjE2AEAA--.7015S3; Fri, 09 Dec 2022 16:53:06 +0800 (CST) Received: from linux.localdomain (unknown [113.200.148.30]) by localhost.localdomain (Coremail) with SMTP id AQAAf8BxV1dt95Jj7xUpAA--.16661S3; Fri, 09 Dec 2022 16:53:04 +0800 (CST) From: Tiezhu Yang To: Huacai Chen , WANG Xuerui , Masami Hiramatsu Cc: loongarch@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH v10 1/4] LoongArch: Simulate branch and PC instructions Date: Fri, 9 Dec 2022 16:52:58 +0800 Message-Id: <1670575981-14389-2-git-send-email-yangtiezhu@loongson.cn> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1670575981-14389-1-git-send-email-yangtiezhu@loongson.cn> References: <1670575981-14389-1-git-send-email-yangtiezhu@loongson.cn> X-CM-TRANSID: AQAAf8BxV1dt95Jj7xUpAA--.16661S3 X-CM-SenderInfo: p1dqw3xlh2x3gn0dqz5rrqw2lrqou0/ X-Coremail-Antispam: 1Uk129KBjvJXoW3WrWkAF4kWFyxWF1kXF1UWrg_yoW7tw4kpr W7ur4kGr4DWryfCrWjqw1vvr15tr4fur43u3ZxC34fCF17XFy5GrykGr4jvFyYkw4Utry0 gayaqw429FsayaDanT9S1TB71UUUUUDqnTZGkaVYY2UrUUUUj1kv1TuYvTs0mT0YCTnIWj qI5I8CrVACY4xI64kE6c02F40Ex7xfYxn0WfASr-VFAUDa7-sFnT9fnUUIcSsGvfJTRUUU b7kYFVCjjxCrM7AC8VAFwI0_Jr0_Gr1l1xkIjI8I6I8E6xAIw20EY4v20xvaj40_Wr0E3s 1l1IIY67AEw4v_JrI_Jryl8cAvFVAK0II2c7xJM28CjxkF64kEwVA0rcxSw2x7M28EF7xv wVC0I7IYx2IY67AKxVWUCVW8JwA2z4x0Y4vE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwA2z4 x0Y4vEx4A2jsIE14v26F4UJVW0owA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdM2AI xVAIcxkEcVAq07x20xvEncxIr21l57IF6xkI12xvs2x26I8E6xACxx1l5I8CrVACY4xI64 kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r126r1DMcIj6I8E87Iv67AKxVW8JVWxJwAm 72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64vIr41l42xK82IYc2Ij64vIr41l4I8I3I 0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWU GVWUWwC2zVAF1VAY17CE14v26r126r1DMIIYrxkI7VAKI48JMIIF0xvE2Ix0cI8IcVAFwI 0_Jr0_JF4lIxAIcVC0I7IYx2IY6xkF7I0E14v26r1j6r4UMIIF0xvE42xK8VAvwI8IcIk0 rVWUJVWUCwCI42IY6I8E87Iv67AKxVWUJVW8JwCI42IY6I8E87Iv6xkF7I0E14v26r4j6r 4UJbIYCTnIWIevJa73UjIFyTuYvjxUcsjjDUUUU Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" According to LoongArch Reference Manual, simulate branch and PC instructions, this is preparation for later patch. Link: https://loongson.github.io/LoongArch-Documentation/LoongArch-Vol1-EN.= html#branch-instructions Link: https://loongson.github.io/LoongArch-Documentation/LoongArch-Vol1-EN.= html#_pcaddi_pcaddu121_pcaddu18l_pcalau12i Co-developed-by: Jinyang He Signed-off-by: Jinyang He Signed-off-by: Tiezhu Yang --- arch/loongarch/include/asm/inst.h | 5 ++ arch/loongarch/include/asm/ptrace.h | 1 + arch/loongarch/kernel/inst.c | 123 ++++++++++++++++++++++++++++++++= ++++ 3 files changed, 129 insertions(+) diff --git a/arch/loongarch/include/asm/inst.h b/arch/loongarch/include/asm= /inst.h index c00e151..e25fd54 100644 --- a/arch/loongarch/include/asm/inst.h +++ b/arch/loongarch/include/asm/inst.h @@ -7,6 +7,7 @@ =20 #include #include +#include =20 #define INSN_NOP 0x03400000 #define INSN_BREAK 0x002a0000 @@ -32,6 +33,7 @@ enum reg1i20_op { lu12iw_op =3D 0x0a, lu32id_op =3D 0x0b, pcaddi_op =3D 0x0c, + pcalau12i_op =3D 0x0d, pcaddu12i_op =3D 0x0e, pcaddu18i_op =3D 0x0f, }; @@ -367,6 +369,9 @@ u32 larch_insn_gen_lu32id(enum loongarch_gpr rd, int im= m); u32 larch_insn_gen_lu52id(enum loongarch_gpr rd, enum loongarch_gpr rj, in= t imm); u32 larch_insn_gen_jirl(enum loongarch_gpr rd, enum loongarch_gpr rj, unsi= gned long pc, unsigned long dest); =20 +void simu_branch(struct pt_regs *regs, union loongarch_instruction insn); +void simu_pc(struct pt_regs *regs, union loongarch_instruction insn); + static inline bool signed_imm_check(long val, unsigned int bit) { return -(1L << (bit - 1)) <=3D val && val < (1L << (bit - 1)); diff --git a/arch/loongarch/include/asm/ptrace.h b/arch/loongarch/include/a= sm/ptrace.h index 59c4608..58596c4 100644 --- a/arch/loongarch/include/asm/ptrace.h +++ b/arch/loongarch/include/asm/ptrace.h @@ -6,6 +6,7 @@ #define _ASM_PTRACE_H =20 #include +#include #include #include =20 diff --git a/arch/loongarch/kernel/inst.c b/arch/loongarch/kernel/inst.c index 512579d..af48faf 100644 --- a/arch/loongarch/kernel/inst.c +++ b/arch/loongarch/kernel/inst.c @@ -165,3 +165,126 @@ u32 larch_insn_gen_jirl(enum loongarch_gpr rd, enum l= oongarch_gpr rj, unsigned l =20 return insn.word; } + +void simu_branch(struct pt_regs *regs, union loongarch_instruction insn) +{ + unsigned int imm, imm_l, imm_h, rd, rj; + unsigned long pc =3D regs->csr_era; + + if (pc & 3) { + pr_warn("%s: invalid pc 0x%lx\n", __func__, pc); + return; + } + + imm_l =3D insn.reg0i26_format.immediate_l; + imm_h =3D insn.reg0i26_format.immediate_h; + switch (insn.reg0i26_format.opcode) { + case b_op: + regs->csr_era =3D pc + sign_extend((imm_h << 16 | imm_l) << 2, 27); + return; + case bl_op: + regs->csr_era =3D pc + sign_extend((imm_h << 16 | imm_l) << 2, 27); + regs->regs[1] =3D pc + LOONGARCH_INSN_SIZE; + return; + } + + imm_l =3D insn.reg1i21_format.immediate_l; + imm_h =3D insn.reg1i21_format.immediate_h; + rj =3D insn.reg1i21_format.rj; + switch (insn.reg1i21_format.opcode) { + case beqz_op: + if (regs->regs[rj] =3D=3D 0) + regs->csr_era =3D pc + sign_extend((imm_h << 16 | imm_l) << 2, 22); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + return; + case bnez_op: + if (regs->regs[rj] !=3D 0) + regs->csr_era =3D pc + sign_extend((imm_h << 16 | imm_l) << 2, 22); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + return; + } + + imm =3D insn.reg2i16_format.immediate; + rj =3D insn.reg2i16_format.rj; + rd =3D insn.reg2i16_format.rd; + switch (insn.reg2i16_format.opcode) { + case beq_op: + if (regs->regs[rj] =3D=3D regs->regs[rd]) + regs->csr_era =3D pc + sign_extend(imm << 2, 17); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + break; + case bne_op: + if (regs->regs[rj] !=3D regs->regs[rd]) + regs->csr_era =3D pc + sign_extend(imm << 2, 17); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + break; + case blt_op: + if ((long)regs->regs[rj] < (long)regs->regs[rd]) + regs->csr_era =3D pc + sign_extend(imm << 2, 17); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + break; + case bge_op: + if ((long)regs->regs[rj] >=3D (long)regs->regs[rd]) + regs->csr_era =3D pc + sign_extend(imm << 2, 17); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + break; + case bltu_op: + if (regs->regs[rj] < regs->regs[rd]) + regs->csr_era =3D pc + sign_extend(imm << 2, 17); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + break; + case bgeu_op: + if (regs->regs[rj] >=3D regs->regs[rd]) + regs->csr_era =3D pc + sign_extend(imm << 2, 17); + else + regs->csr_era =3D pc + LOONGARCH_INSN_SIZE; + break; + case jirl_op: + regs->csr_era =3D regs->regs[rj] + sign_extend(imm << 2, 17); + regs->regs[rd] =3D pc + LOONGARCH_INSN_SIZE; + break; + default: + pr_info("%s: unknown opcode\n", __func__); + return; + } +} + +void simu_pc(struct pt_regs *regs, union loongarch_instruction insn) +{ + unsigned long pc =3D regs->csr_era; + unsigned int rd =3D insn.reg1i20_format.rd; + unsigned int imm =3D insn.reg1i20_format.immediate; + + if (pc & 3) { + pr_warn("%s: invalid pc 0x%lx\n", __func__, pc); + return; + } + + switch (insn.reg1i20_format.opcode) { + case pcaddi_op: + regs->regs[rd] =3D pc + sign_extend(imm << 2, 21); + break; + case pcaddu12i_op: + regs->regs[rd] =3D pc + sign_extend(imm << 12, 31); + break; + case pcaddu18i_op: + regs->regs[rd] =3D pc + sign_extend(imm << 18, 37); + break; + case pcalau12i_op: + regs->regs[rd] =3D pc + sign_extend(imm << 12, 31); + regs->regs[rd] &=3D ~((1 << 12) - 1); + break; + default: + pr_info("%s: unknown opcode\n", __func__); + return; + } + + regs->csr_era +=3D LOONGARCH_INSN_SIZE; +} --=20 2.1.0