From nobody Sat Apr 18 12:36:49 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C41B1C25B0D for ; Wed, 10 Aug 2022 02:56:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230220AbiHJC4B (ORCPT ); Tue, 9 Aug 2022 22:56:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58884 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229791AbiHJCz4 (ORCPT ); Tue, 9 Aug 2022 22:55:56 -0400 Received: from mail-pf1-x434.google.com (mail-pf1-x434.google.com [IPv6:2607:f8b0:4864:20::434]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2CCA26E882; Tue, 9 Aug 2022 19:55:53 -0700 (PDT) Received: by mail-pf1-x434.google.com with SMTP id p125so8954404pfp.2; Tue, 09 Aug 2022 19:55:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc; bh=00QwFsSsx0p4Rq/+WMPcisGqh3vRjG4L7mdiYaZeS5o=; b=b2CKaPfUUr5XuzciawhCzLDr/7dtG6hitUf9A3g0nmGE2Fqqa7Nn5OS2Fsi7o0gB9L RmIWeo9EfCXqPVpvrPxXSytNpS/jpjQWJbw9zZYHeRfAwOXKIVwqpRkuSQCd5QVGdOYB /URI01UtrbGNNPdafL2LmwmRYXisyow2AlWG2zxdFsmzRIHlvMnZL03kzR5/ivRGlnKC B7B7YotnuP3QPsopOET0ixiP7+koA6hP+q8ODHdfDy2TD7pi0yPT21YqcxXXiytwdXZ5 fK6ng+GzOBkg8gfpbxS6eU8cVeIp7q94ySEPugFR7ywnJ+3HLvrjG9PBD6V9/Ixxb+Xh iP1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc; bh=00QwFsSsx0p4Rq/+WMPcisGqh3vRjG4L7mdiYaZeS5o=; b=yGUnhoqBqGxs6oOvfAVhqtXKP1aUYrjXOVz+2k6mh9K0GoSderoP2sAhW0vjW3zefI FdRsafuq8hKnlUwl9rb9BwoWk9W+MemCyCpXBuENt/V5/PI76RO9FHyztQ1Cf00CN3i7 TlNGKu7G8sp+G+gb/ZIFoCw2QSYuVsFeIHHLQzEdU0FbQIRhRca/r5xHLbruTZZCUdpX NUjSDlQS7TYdgjC1MpP/kcLP5v4mHnfF0ksmWZs0FIKOwVSAYnoTjXJWqQLSpeU6gNpo Fs8/WGoyHlcpIE6yaNlk0yWqjRB2mY+RY4dtw6bpI02Y7sTjXX1PeDyVP55KzLmxHLZ5 fmOw== X-Gm-Message-State: ACgBeo37fQwhAHuac6hKqSa5m+arPW+rykrJKJfmt94AEG6QVCDqrmmO KdY7jFgzVhM7xD/0BI+ZlsYqEdBEv5U= X-Google-Smtp-Source: AA6agR6qQwug6jAlirzb/ycLYKIODOblE7f//4JHqkaT3iffw/WuWJyRIQ/8GwE01kUf8CYXXzTzfw== X-Received: by 2002:a05:6a00:b4e:b0:52f:59dc:70 with SMTP id p14-20020a056a000b4e00b0052f59dc0070mr11505661pfo.2.1660100152594; Tue, 09 Aug 2022 19:55:52 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:577:d15f:416a:c0:aecd:5d6e]) by smtp.gmail.com with ESMTPSA id i5-20020a170902c94500b0016d1f474653sm11785654pla.52.2022.08.09.19.55.50 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 09 Aug 2022 19:55:52 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee@kernel.org, dmitry.torokhov@gmail.com Cc: cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v4 1/3] dt-binding: mfd: Add Richtek RT5120 PMIC support Date: Wed, 10 Aug 2022 10:55:40 +0800 Message-Id: <1660100142-32493-2-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1660100142-32493-1-git-send-email-u0084500@gmail.com> References: <1660100142-32493-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add Richtek RT5120 PMIC devicetree document. Reviewed-by: Krzysztof Kozlowski Signed-off-by: ChiYuan Huang --- Since v2: - Add 'unevaluatedProperties: false' for regulator buck1~4/ldo/exten. - Fix indention and remove status for powerkey. - Refine powerkey description for more HW details. --- .../devicetree/bindings/mfd/richtek,rt5120.yaml | 178 +++++++++++++++++= ++++ 1 file changed, 178 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/richtek,rt5120.ya= ml diff --git a/Documentation/devicetree/bindings/mfd/richtek,rt5120.yaml b/Do= cumentation/devicetree/bindings/mfd/richtek,rt5120.yaml new file mode 100644 index 00000000..f73b8b2 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/richtek,rt5120.yaml @@ -0,0 +1,178 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/richtek,rt5120.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Richtek RT5120 PMIC + +maintainers: + - ChiYuan Huang + +description: | + The RT5120 provides four high-efficiency buck converters and one LDO vol= tage + regulator. The device is targeted at providingthe processor voltage, mem= ory, + I/O, and peripheral rails in home entertainment devices. The I2C interfa= ce is + used for dynamic voltage scaling of the processor voltage, power rails o= n/off + sequence control, operation mode selection. + +properties: + compatible: + enum: + - richtek,rt5120 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 1 + + wakeup-source: true + + richtek,enable-undervolt-hiccup: + type: boolean + description: | + If used, under voltage protection trigger hiccup behavior, else latc= hup as + default + + richtek,enable-overvolt-hiccup: + type: boolean + description: + Like as 'enable-uv-hiccup', it configures over voltage protection to + hiccup, else latchup as default + + vin1-supply: + description: phandle for buck1 input power source + + vin2-supply: + description: phandle for buck2 input power source + + vin3-supply: + description: phandle for buck3 input power source + + vin4-supply: + description: phandle for buck4 input power source + + vinldo-supply: + description: phandle for ldo input power source + + regulators: + type: object + + patternProperties: + "^buck[1-4]$": + type: object + $ref: /schemas/regulator/regulator.yaml# + unevaluatedProperties: false + + properties: + regulator-allowed-modes: + description: | + Used to specify the allowed buck converter operating mode + mode mapping: + 0: auto mode + 1: force pwm mode + items: + enum: [0, 1] + + "^(ldo|exten)$": + type: object + $ref: /schemas/regulator/regulator.yaml# + unevaluatedProperties: false + + additionalProperties: false + + powerkey: + type: object + description: + PON key that connected to RT5120 PMIC. + + properties: + compatible: + enum: + - richtek,rt5120-pwrkey + + required: + - compatible + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - '#interrupt-cells' + - interrupt-controller + - regulators + - powerkey + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmic@62 { + compatible =3D "richtek,rt5120"; + reg =3D <0x62>; + interrupts-extended =3D <&gpio_intc 32 IRQ_TYPE_LEVEL_LOW>; + interrupt-controller; + #interrupt-cells =3D <1>; + wakeup-source; + + regulators { + buck1 { + regulator-name =3D "rt5120-buck1"; + regulator-min-microvolt =3D <600000>; + regulator-max-microvolt =3D <1393750>; + regulator-allowed-modes =3D <0 1>; + regulator-boot-on; + }; + buck2 { + regulator-name =3D "rt5120-buck2"; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + regulator-allowed-modes =3D <0 1>; + regulator-always-on; + }; + buck3 { + regulator-name =3D "rt5120-buck3"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-allowed-modes =3D <0 1>; + regulator-always-on; + }; + buck4 { + regulator-name =3D "rt5120-buck4"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-allowed-modes =3D <0 1>; + regulator-always-on; + }; + ldo { + regulator-name =3D "rt5120-ldo"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + }; + exten { + regulator-name =3D "rt5120-exten"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-always-on; + }; + }; + powerkey { + compatible =3D "richtek,rt5120-pwrkey"; + }; + }; + }; --=20 2.7.4 From nobody Sat Apr 18 12:36:49 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 726E8C25B07 for ; Wed, 10 Aug 2022 02:56:08 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230241AbiHJC4G (ORCPT ); Tue, 9 Aug 2022 22:56:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58908 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230195AbiHJCz5 (ORCPT ); Tue, 9 Aug 2022 22:55:57 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5B0B46FA22; Tue, 9 Aug 2022 19:55:56 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id e8-20020a17090a280800b001f2fef7886eso787465pjd.3; Tue, 09 Aug 2022 19:55:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc; bh=i4QcEvTUJvP0g/7PaAMpMWTIqDgUsdWeK1PIkklhA/I=; b=m6Tj5U2yYUxeIAZRv8lmgIGr6NNdu6Mf080sXV6xL4Qa7iNz0mNlLgN/PWdbyIrX6O MzVkRRpyIUzxtc5Tb7p4QQXO/9m2ID/uG+43KkV+SJUcBTpI8S9wrh44GIEqZ8xNhDHc kUwK5BrzBTyb9mUqUHpBcLImtBAz+k6oamxWsURqLHvO5MYeLUbKQ9JCdt5NOhK1gq0j a7adHMgY0cfDhwoMITOh0Ktm7jbeRlxXyiTYBh7l/SF0y+hY015HpxEOY3vqKbSQpwTh fohegxIT0TSqG4hHTW0MUYzHIIvjZEEKlnvZsnbEapuOOYoKpMXLHp6DXsUTe4CzjK5M PV9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc; bh=i4QcEvTUJvP0g/7PaAMpMWTIqDgUsdWeK1PIkklhA/I=; b=OU7R2K0fWuIZdAyCS1ocgCPAIkl35G5cmTm2R1TLo788+RQUAvSEZ4eQaOnPl1XQ7Q XxQ89jw7n20uZLyC6OLm5YfB2hNCwgXQ+SyaajHuTISBK7oFsdIOl4i5zvLciaR9mU6m QTzsUuSt2i6mk2o9cKKc2Kcy9OUkU51/hi/vym1phWAI1A3/r1k9EyebGIoTQAwNfQNF Nr3XeTWb/BrR+QQtq/gqz5RsDmZ0Q8NH+Xk0h5i5KY7lH16M9RZIZ3ibxZAdxx4Aq7Fk 5TiGatajq9kjnISS/j+5V+s7g+mWyBCCwsRgdKcADM7Kxv3FENV6NfmBtGB1lzzYfUbQ /pMw== X-Gm-Message-State: ACgBeo2MpK/52jpeCXABqFYZiMV+UtWwtofiQBLL2bBC57hQU1ib/NS7 vzYYQowszBFa22E4y+c1PJc= X-Google-Smtp-Source: AA6agR5BQsdmxV+r6TsHuW78pLZ7lHG/W9hzF0Xr2E7+FLTb9Ao4wv5JMrSyG/cKDKnh+MrQ2MfEVQ== X-Received: by 2002:a17:90b:4c8c:b0:1f5:2214:a02f with SMTP id my12-20020a17090b4c8c00b001f52214a02fmr1509389pjb.66.1660100155732; Tue, 09 Aug 2022 19:55:55 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:577:d15f:416a:c0:aecd:5d6e]) by smtp.gmail.com with ESMTPSA id i5-20020a170902c94500b0016d1f474653sm11785654pla.52.2022.08.09.19.55.52 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 09 Aug 2022 19:55:55 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee@kernel.org, dmitry.torokhov@gmail.com Cc: cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v4 2/3] mfd: rt5120: Add Richtek PMIC support Date: Wed, 10 Aug 2022 10:55:41 +0800 Message-Id: <1660100142-32493-3-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1660100142-32493-1-git-send-email-u0084500@gmail.com> References: <1660100142-32493-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add Richtek RT5120 PMIC I2C driver. Signed-off-by: ChiYuan Huang --- Since v4: - Add "Copyright" string and refine for GPL version string. - For the last uncertain terminated element in struct arrays, put the comma for it to keep the extensibility. Since v3: - Use a 'dev' variable and dev_err_probe to decrease the LOC in mfd. --- drivers/mfd/Kconfig | 12 +++++ drivers/mfd/Makefile | 1 + drivers/mfd/rt5120.c | 124 +++++++++++++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 137 insertions(+) create mode 100644 drivers/mfd/rt5120.c diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index abb58ab..bfceece 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -1128,6 +1128,18 @@ config MFD_RT5033 sub-devices like charger, fuel gauge, flash LED, current source, LDO and Buck. =20 +config MFD_RT5120 + tristate "Richtek RT5120 Power Management IC" + depends on I2C + select MFD_CORE + select REGMAP_I2C + select REGMAP_IRQ + help + The enables support for Richtek RT5120 PMIC. It includes four high + efficiency buck converters and one LDO voltage regulator. The device + is targeted at providing the CPU voltage, memory, I/O and peripheral + power rails in home entertainment devices. + config MFD_RC5T583 bool "Ricoh RC5T583 Power Management system device" depends on I2C=3Dy diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index 858cacf..27e8add 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -234,6 +234,7 @@ obj-$(CONFIG_MFD_HI655X_PMIC) +=3D hi655x-pmic.o obj-$(CONFIG_MFD_DLN2) +=3D dln2.o obj-$(CONFIG_MFD_RT4831) +=3D rt4831.o obj-$(CONFIG_MFD_RT5033) +=3D rt5033.o +obj-$(CONFIG_MFD_RT5120) +=3D rt5120.o obj-$(CONFIG_MFD_SKY81452) +=3D sky81452.o =20 intel-soc-pmic-objs :=3D intel_soc_pmic_core.o intel_soc_pmic_crc.o diff --git a/drivers/mfd/rt5120.c b/drivers/mfd/rt5120.c new file mode 100644 index 00000000..8046e38 --- /dev/null +++ b/drivers/mfd/rt5120.c @@ -0,0 +1,124 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2022 Richtek Technology Corp. + * Author: ChiYuan Huang + */ + +#include +#include +#include +#include +#include +#include + +#define RT5120_REG_INTENABLE 0x1D +#define RT5120_REG_INTSTAT 0x1E +#define RT5120_REG_FZCMODE 0x44 + +#define RT5120_INT_HOTDIE 0 +#define RT5120_INT_PWRKEY_REL 5 +#define RT5120_INT_PWRKEY_PRESS 6 + +static const struct regmap_range rt5120_rd_yes_ranges[] =3D { + regmap_reg_range(0x03, 0x13), + regmap_reg_range(0x1c, 0x20), + regmap_reg_range(0x44, 0x44), +}; + +static const struct regmap_range rt5120_wr_yes_ranges[] =3D { + regmap_reg_range(0x06, 0x13), + regmap_reg_range(0x1c, 0x20), + regmap_reg_range(0x44, 0x44), +}; + +static const struct regmap_access_table rt5120_rd_table =3D { + .yes_ranges =3D rt5120_rd_yes_ranges, + .n_yes_ranges =3D ARRAY_SIZE(rt5120_rd_yes_ranges), +}; + +static const struct regmap_access_table rt5120_wr_table =3D { + .yes_ranges =3D rt5120_wr_yes_ranges, + .n_yes_ranges =3D ARRAY_SIZE(rt5120_wr_yes_ranges), +}; + +static const struct regmap_config rt5120_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D RT5120_REG_FZCMODE, + + .wr_table =3D &rt5120_wr_table, + .rd_table =3D &rt5120_rd_table, +}; + +static const struct regmap_irq rt5120_irqs[] =3D { + REGMAP_IRQ_REG_LINE(RT5120_INT_HOTDIE, 8), + REGMAP_IRQ_REG_LINE(RT5120_INT_PWRKEY_REL, 8), + REGMAP_IRQ_REG_LINE(RT5120_INT_PWRKEY_PRESS, 8), +}; + +static const struct regmap_irq_chip rt5120_irq_chip =3D { + .name =3D "rt5120-pmic", + .status_base =3D RT5120_REG_INTSTAT, + .mask_base =3D RT5120_REG_INTENABLE, + .ack_base =3D RT5120_REG_INTSTAT, + .mask_invert =3D true, + .use_ack =3D true, + .num_regs =3D 1, + .irqs =3D rt5120_irqs, + .num_irqs =3D ARRAY_SIZE(rt5120_irqs), +}; + +static const struct resource rt5120_regulator_resources[] =3D { + DEFINE_RES_IRQ(RT5120_INT_HOTDIE), +}; + +static const struct resource rt5120_pwrkey_resources[] =3D { + DEFINE_RES_IRQ_NAMED(RT5120_INT_PWRKEY_PRESS, "pwrkey-press"), + DEFINE_RES_IRQ_NAMED(RT5120_INT_PWRKEY_REL, "pwrkey-release"), +}; + +static const struct mfd_cell rt5120_devs[] =3D { + MFD_CELL_RES("rt5120-regulator", rt5120_regulator_resources), + MFD_CELL_OF("rt5120-pwrkey", rt5120_pwrkey_resources, NULL, 0, 0, "richte= k,rt5120-pwrkey"), +}; + +static int rt5120_probe(struct i2c_client *i2c) +{ + struct device *dev =3D &i2c->dev; + struct regmap *regmap; + struct regmap_irq_chip_data *irq_data; + int ret; + + regmap =3D devm_regmap_init_i2c(i2c, &rt5120_regmap_config); + if (IS_ERR(regmap)) + return dev_err_probe(dev, PTR_ERR(regmap), + "Failed to init regmap\n"); + + ret =3D devm_regmap_add_irq_chip(dev, regmap, i2c->irq, IRQF_ONESHOT, 0, + &rt5120_irq_chip, &irq_data); + if (ret) + return dev_err_probe(dev, ret, "Failed to add IRQ chip\n"); + + return devm_mfd_add_devices(dev, PLATFORM_DEVID_AUTO, rt5120_devs, + ARRAY_SIZE(rt5120_devs), NULL, 0, + regmap_irq_get_domain(irq_data)); +} + +static const struct of_device_id rt5120_device_match_table[] =3D { + { .compatible =3D "richtek,rt5120" }, + {} +}; +MODULE_DEVICE_TABLE(of, rt5120_device_match_table); + +static struct i2c_driver rt5120_driver =3D { + .driver =3D { + .name =3D "rt5120", + .of_match_table =3D rt5120_device_match_table, + }, + .probe_new =3D rt5120_probe, +}; +module_i2c_driver(rt5120_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("Richtek RT5120 I2C driver"); +MODULE_LICENSE("GPL v2"); --=20 2.7.4 From nobody Sat Apr 18 12:36:49 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1FA9CC19F2D for ; Wed, 10 Aug 2022 02:56:10 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230247AbiHJC4I (ORCPT ); Tue, 9 Aug 2022 22:56:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59004 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230221AbiHJC4B (ORCPT ); Tue, 9 Aug 2022 22:56:01 -0400 Received: from mail-pf1-x431.google.com (mail-pf1-x431.google.com [IPv6:2607:f8b0:4864:20::431]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 529946E882; Tue, 9 Aug 2022 19:55:59 -0700 (PDT) Received: by mail-pf1-x431.google.com with SMTP id h28so12471966pfq.11; Tue, 09 Aug 2022 19:55:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from:from:to :cc; bh=l3n0xNkM7y1LjHD6LrFxe9l1XPdXW5jtjDOQp4rcO/k=; b=lo1BruH/vdXNwPVHbqSlKdobgAf6YmMjRBWtOLpQU9Je9K7s1b7Wsa2tK+2LtAm4Ki mDfMwxoG/dO9Mzj8UGstVIY/PKtpY4CaSGj6cINFlhqdzgdipYDI95GNTkklhxZZ5jzs JQ5cmoOpcaOloYtrjLWqs/mbhgbbbNgy86TM+ywcxvzc5UzLkTv+usNv8R89Wis87+Je qt6t63W8UMSEKX1Cr0PLfqs4w3zE3KrJdIKj5S+S49NcCxLlnbmE+S4UsIDIymjtKsGT PKtXO7hv6YbyJYTWnU2InIpt57HGslzItJDZtOFiddEOo7aorPhdLXpndX7qpVzSUry+ pQ0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=references:in-reply-to:message-id:date:subject:cc:to:from :x-gm-message-state:from:to:cc; bh=l3n0xNkM7y1LjHD6LrFxe9l1XPdXW5jtjDOQp4rcO/k=; b=dL/LDM4Jjuc3alb4QgBMO1D1LcQ2eL462QEhZtCDpSupSREv19OUxLXprWdzn/RJMi on7JImwJf6TNk0XxKhLEgHvSupwP8aA5KrLfv3MdAfR2kfKEcKi6cZ7kxzAgPKBxfIZG 8g9VbEbbjTywEbMJOj5IWtnSGtqvOVOLnc+QX0iOm/6anQ9Wo2W8raZeuMePWzz4B8kp zfmAqCHYHF/9F8NPYMqawL/qbah6gK13Pr7A89SrYS8lExiZVN1orZHtJlK4UIvSm1Kn yb1hs5W2vYRLYtaglv3v4YIKvXwYX9cCpgF2Uv6r0pjccoQ148vqFJpkEiuWNgYFCGTF I3Yg== X-Gm-Message-State: ACgBeo2A93oeGyF4w1SOQaICx5b1p8b78Z6aXM3bVXplulGJdcyf5cHK Xoj+fH+I5rH8CDT4ZUP94Dw= X-Google-Smtp-Source: AA6agR5Nsk8n2J7f6D5rnXastYfmjURoEK0IGsEPSab2NT41Qwb3scM9E6J0rmI44rT1FxMITyvIeQ== X-Received: by 2002:a05:6a00:b82:b0:52f:518f:fe6c with SMTP id g2-20020a056a000b8200b0052f518ffe6cmr11690460pfj.80.1660100158724; Tue, 09 Aug 2022 19:55:58 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:577:d15f:416a:c0:aecd:5d6e]) by smtp.gmail.com with ESMTPSA id i5-20020a170902c94500b0016d1f474653sm11785654pla.52.2022.08.09.19.55.56 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 09 Aug 2022 19:55:58 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee@kernel.org, dmitry.torokhov@gmail.com Cc: cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v4 3/3] input: misc: rt5120: Add power key support Date: Wed, 10 Aug 2022 10:55:42 +0800 Message-Id: <1660100142-32493-4-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1660100142-32493-1-git-send-email-u0084500@gmail.com> References: <1660100142-32493-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add RT5120 PMIC power key support. Signed-off-by: ChiYuan Huang --- Since v4: - Add "Copyright" string and refine for GPL version string. Since v3: - Simplify the power key irq handler key report - Since press and release irq not needed to keep in private data, change 'p= ress', 'release' irq as local variable only. - Fix Kconfig typo for pwrkey. --- drivers/input/misc/Kconfig | 9 +++ drivers/input/misc/Makefile | 1 + drivers/input/misc/rt5120-pwrkey.c | 109 +++++++++++++++++++++++++++++++++= ++++ 3 files changed, 119 insertions(+) create mode 100644 drivers/input/misc/rt5120-pwrkey.c diff --git a/drivers/input/misc/Kconfig b/drivers/input/misc/Kconfig index a18ab73..92daa4d 100644 --- a/drivers/input/misc/Kconfig +++ b/drivers/input/misc/Kconfig @@ -891,6 +891,15 @@ config INPUT_SC27XX_VIBRA To compile this driver as a module, choose M here. The module will be called sc27xx_vibra. =20 +config INPUT_RT5120_PWRKEY + tristate "RT5120 PMIC power key support" + depends on MFD_RT5120 + help + This enables support for RT5120 PMIC power key driver. + + To compile this driver as a module, choose M here. the module will + be called rt5120-pwrkey. + config INPUT_STPMIC1_ONKEY tristate "STPMIC1 PMIC Onkey support" depends on MFD_STPMIC1 diff --git a/drivers/input/misc/Makefile b/drivers/input/misc/Makefile index 28dfc44..d1fb00e 100644 --- a/drivers/input/misc/Makefile +++ b/drivers/input/misc/Makefile @@ -69,6 +69,7 @@ obj-$(CONFIG_INPUT_RAVE_SP_PWRBUTTON) +=3D rave-sp-pwrbut= ton.o obj-$(CONFIG_INPUT_RB532_BUTTON) +=3D rb532_button.o obj-$(CONFIG_INPUT_REGULATOR_HAPTIC) +=3D regulator-haptic.o obj-$(CONFIG_INPUT_RETU_PWRBUTTON) +=3D retu-pwrbutton.o +obj-$(CONFIG_INPUT_RT5120_PWRKEY) +=3D rt5120-pwrkey.o obj-$(CONFIG_INPUT_AXP20X_PEK) +=3D axp20x-pek.o obj-$(CONFIG_INPUT_GPIO_ROTARY_ENCODER) +=3D rotary_encoder.o obj-$(CONFIG_INPUT_RK805_PWRKEY) +=3D rk805-pwrkey.o diff --git a/drivers/input/misc/rt5120-pwrkey.c b/drivers/input/misc/rt5120= -pwrkey.c new file mode 100644 index 00000000..94d25ba --- /dev/null +++ b/drivers/input/misc/rt5120-pwrkey.c @@ -0,0 +1,109 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (C) 2022 Richtek Technology Corp. + * Author: ChiYuan Huang + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RT5120_REG_INTSTAT 0x1E +#define RT5120_PWRKEYSTAT_MASK BIT(7) + +struct rt5120_priv { + struct regmap *regmap; + struct input_dev *input; +}; + +static irqreturn_t rt5120_pwrkey_handler(int irq, void *devid) +{ + struct rt5120_priv *priv =3D devid; + unsigned int stat; + int ret; + + ret =3D regmap_read(priv->regmap, RT5120_REG_INTSTAT, &stat); + if (ret) + return IRQ_NONE; + + input_report_key(priv->input, KEY_POWER, + !(stat & RT5120_PWRKEYSTAT_MASK)); + input_sync(priv->input); + + return IRQ_HANDLED; +} + +static int rt5120_pwrkey_probe(struct platform_device *pdev) +{ + struct rt5120_priv *priv; + struct device *dev =3D &pdev->dev; + int press_irq, release_irq; + int ret; + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->regmap =3D dev_get_regmap(dev->parent, NULL); + if (!priv->regmap) + return dev_err_probe(dev, -ENODEV, "Failed to init regmap\n"); + + press_irq =3D platform_get_irq_byname(pdev, "pwrkey-press"); + if (press_irq < 0) + return press_irq; + + release_irq =3D platform_get_irq_byname(pdev, "pwrkey-release"); + if (release_irq < 0) + return release_irq; + + /* Make input device be device resource managed */ + priv->input =3D devm_input_allocate_device(dev); + if (!priv->input) + return dev_err_probe(dev, -ENOMEM, + "Failed to allocate input device\n"); + + priv->input->name =3D "rt5120_pwrkey"; + priv->input->phys =3D "rt5120_pwrkey/input0"; + priv->input->id.bustype =3D BUS_I2C; + input_set_capability(priv->input, EV_KEY, KEY_POWER); + + ret =3D input_register_device(priv->input); + if (ret) + return dev_err_probe(dev, ret, + "Failed to register input device\n"); + + ret =3D devm_request_threaded_irq(dev, press_irq, NULL, + rt5120_pwrkey_handler, 0, + "pwrkey-press", priv); + if (ret) + return dev_err_probe(dev, ret, + "Failed to register pwrkey press irq\n"); + + return devm_request_threaded_irq(dev, release_irq, NULL, + rt5120_pwrkey_handler, 0, + "pwrkey-release", priv); +} + +static const struct of_device_id r5120_pwrkey_match_table[] =3D { + { .compatible =3D "richtek,rt5120-pwrkey" }, + {} +}; +MODULE_DEVICE_TABLE(of, r5120_pwrkey_match_table); + +static struct platform_driver rt5120_pwrkey_driver =3D { + .driver =3D { + .name =3D "rt5120-pwrkey", + .of_match_table =3D r5120_pwrkey_match_table, + }, + .probe =3D rt5120_pwrkey_probe, +}; +module_platform_driver(rt5120_pwrkey_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("Richtek RT5120 power key driver"); +MODULE_LICENSE("GPL v2"); --=20 2.7.4