From nobody Sun Apr 26 21:37:12 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id DF099CCA483 for ; Wed, 22 Jun 2022 10:02:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234178AbiFVKCD (ORCPT ); Wed, 22 Jun 2022 06:02:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53284 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231704AbiFVKB6 (ORCPT ); Wed, 22 Jun 2022 06:01:58 -0400 Received: from mail-pl1-x62c.google.com (mail-pl1-x62c.google.com [IPv6:2607:f8b0:4864:20::62c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9AA1B3A18D; Wed, 22 Jun 2022 03:01:56 -0700 (PDT) Received: by mail-pl1-x62c.google.com with SMTP id y6so14978004plg.0; Wed, 22 Jun 2022 03:01:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=GsiUXUJaCRVb1CpguCGFkp9kz9qIiJmBZ7V2O+8BoTg=; b=kjcCzEmCqTwawGf24whIXIMax96ApxqTdj77L7XNAQjdFFYxym87fI7tS60LYX9rYA pQbnp47pONzEDu0oH8kOuAFifiCxeZS1lf6nQLsBNBwWDY/qwwLB8IUVLErBPko1JtRd rDURJ/AVWKVm4p30WjfJjFngvlB+Q8nO6qUgZOFmZq6toR6WRmo1yeG5dkrmFfRyd4SH /1BQ2y/HCObGY+UKFN1Lyj6vAgZMBuwab2pCL6Ci1z6W1m2Vv61mUvpZjLIqp27pYs8/ Sc+B9YpJ5NpI5Vc4dOcFRjQFgR2MeLjjiYtFHGPARp3ERfL7XNx/uIiOusMzoR1Sb4n+ 0coQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=GsiUXUJaCRVb1CpguCGFkp9kz9qIiJmBZ7V2O+8BoTg=; b=cCCg9DdDL3R+l7xO+lPh63z75IEHGtPVdoTsbl/AcRCU0nS/gNe3tshPvSw23bshWw GQSGv5eRHXDlhBHmGNJvm+HB45mksh7OIckMy0GEyTCAquCAU7Lkf5bhzkRCiLeIDnNO lQSewQLgDsauP6wVeWaNyT5Ie8nq/BJzE0bV12Loz8Z5jRG/uK3Ds7CBlIttnXtjf3Ia uYyBm+CpKmOunLrDImTPVoTl8ZThggjp8FFAhey/U71EyB6t/kJGky/nf9OM1agWIxbe 1PY49jYf/hrQ2ju9+ysri/Pb8Csm4yIRfbdr2fT6rrHmdXm4Dd/zkj/tSQzwz9zQK3tH XshA== X-Gm-Message-State: AJIora8ekF8QYS8rVCmLM3iOHMDCkC6nVtxo15XowhIRu1Pmb7R1x0iz 8P3CBfXOiTODvjctO1QwTB8= X-Google-Smtp-Source: AGRyM1upeYWFwuBoV3KjWP56iWHQ0pEHkhEI6IckGEN2TBIxQSGN1SStG2K8QZIp8O+UxfaHXdl/vw== X-Received: by 2002:a17:90a:748b:b0:1ec:83dd:f876 with SMTP id p11-20020a17090a748b00b001ec83ddf876mr2953877pjk.28.1655892115421; Wed, 22 Jun 2022 03:01:55 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:486:d40b:4089:31a8:340d:2f29]) by smtp.gmail.com with ESMTPSA id w9-20020a639349000000b003fc5fd21752sm12790433pgm.50.2022.06.22.03.01.52 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 22 Jun 2022 03:01:55 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee.jones@linaro.org, broonie@kernel.org, dmitry.torokhov@gmail.com Cc: lgirdwood@gmail.com, cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v2 1/4] dt-binding: mfd: Add Richtek RT5120 PMIC support Date: Wed, 22 Jun 2022 18:01:41 +0800 Message-Id: <1655892104-10874-2-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1655892104-10874-1-git-send-email-u0084500@gmail.com> References: <1655892104-10874-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add Richtek RT5120 PMIC devicetree document. Signed-off-by: ChiYuan Huang Reviewed-by: Krzysztof Kozlowski --- Since v2: - Add 'unevaluatedProperties: false' for regulator buck1~4/ldo/exten. - Fix indention and remove status for powerkey. - Refine powerkey description for more HW details. --- .../devicetree/bindings/mfd/richtek,rt5120.yaml | 178 +++++++++++++++++= ++++ 1 file changed, 178 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/richtek,rt5120.ya= ml diff --git a/Documentation/devicetree/bindings/mfd/richtek,rt5120.yaml b/Do= cumentation/devicetree/bindings/mfd/richtek,rt5120.yaml new file mode 100644 index 00000000..f73b8b2 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/richtek,rt5120.yaml @@ -0,0 +1,178 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/richtek,rt5120.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Richtek RT5120 PMIC + +maintainers: + - ChiYuan Huang + +description: | + The RT5120 provides four high-efficiency buck converters and one LDO vol= tage + regulator. The device is targeted at providingthe processor voltage, mem= ory, + I/O, and peripheral rails in home entertainment devices. The I2C interfa= ce is + used for dynamic voltage scaling of the processor voltage, power rails o= n/off + sequence control, operation mode selection. + +properties: + compatible: + enum: + - richtek,rt5120 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 1 + + wakeup-source: true + + richtek,enable-undervolt-hiccup: + type: boolean + description: | + If used, under voltage protection trigger hiccup behavior, else latc= hup as + default + + richtek,enable-overvolt-hiccup: + type: boolean + description: + Like as 'enable-uv-hiccup', it configures over voltage protection to + hiccup, else latchup as default + + vin1-supply: + description: phandle for buck1 input power source + + vin2-supply: + description: phandle for buck2 input power source + + vin3-supply: + description: phandle for buck3 input power source + + vin4-supply: + description: phandle for buck4 input power source + + vinldo-supply: + description: phandle for ldo input power source + + regulators: + type: object + + patternProperties: + "^buck[1-4]$": + type: object + $ref: /schemas/regulator/regulator.yaml# + unevaluatedProperties: false + + properties: + regulator-allowed-modes: + description: | + Used to specify the allowed buck converter operating mode + mode mapping: + 0: auto mode + 1: force pwm mode + items: + enum: [0, 1] + + "^(ldo|exten)$": + type: object + $ref: /schemas/regulator/regulator.yaml# + unevaluatedProperties: false + + additionalProperties: false + + powerkey: + type: object + description: + PON key that connected to RT5120 PMIC. + + properties: + compatible: + enum: + - richtek,rt5120-pwrkey + + required: + - compatible + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - '#interrupt-cells' + - interrupt-controller + - regulators + - powerkey + +additionalProperties: false + +examples: + - | + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + pmic@62 { + compatible =3D "richtek,rt5120"; + reg =3D <0x62>; + interrupts-extended =3D <&gpio_intc 32 IRQ_TYPE_LEVEL_LOW>; + interrupt-controller; + #interrupt-cells =3D <1>; + wakeup-source; + + regulators { + buck1 { + regulator-name =3D "rt5120-buck1"; + regulator-min-microvolt =3D <600000>; + regulator-max-microvolt =3D <1393750>; + regulator-allowed-modes =3D <0 1>; + regulator-boot-on; + }; + buck2 { + regulator-name =3D "rt5120-buck2"; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + regulator-allowed-modes =3D <0 1>; + regulator-always-on; + }; + buck3 { + regulator-name =3D "rt5120-buck3"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-allowed-modes =3D <0 1>; + regulator-always-on; + }; + buck4 { + regulator-name =3D "rt5120-buck4"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-allowed-modes =3D <0 1>; + regulator-always-on; + }; + ldo { + regulator-name =3D "rt5120-ldo"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + }; + exten { + regulator-name =3D "rt5120-exten"; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + regulator-always-on; + }; + }; + powerkey { + compatible =3D "richtek,rt5120-pwrkey"; + }; + }; + }; --=20 2.7.4 From nobody Sun Apr 26 21:37:12 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1B7B5CCA481 for ; Wed, 22 Jun 2022 10:02:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238509AbiFVKCH (ORCPT ); Wed, 22 Jun 2022 06:02:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53356 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234815AbiFVKCB (ORCPT ); Wed, 22 Jun 2022 06:02:01 -0400 Received: from mail-pg1-x530.google.com (mail-pg1-x530.google.com [IPv6:2607:f8b0:4864:20::530]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E4A443A5FF; Wed, 22 Jun 2022 03:01:59 -0700 (PDT) Received: by mail-pg1-x530.google.com with SMTP id f65so15659585pgc.7; Wed, 22 Jun 2022 03:01:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=2/GoM1jfi/UIwE4ZS/NfUxugSLpF5Je+ue1UXnm4wFk=; b=IGZ2ET/aTc2vM1uq1jhcww1JndKobN32QQ/AQrMz4E1cl7j6VZb4JKRlM3nvH0NKke TTaE/FcgbWvc23DdJByF2TlwosZnapfEtUe2aNc+WtLwOTKjrxf7uEodo/0Fi612C6KC 2ecO0i9oDsMaAeQNtr0wsue+alehNQSXjaeZ422OwJyHeBegUx/beI/KoDBcXkBPoS9J j8GLGh3YWVJZII6d2HfIeaY4FhnmJZWOR04kho9JvP9Y9FYStBHVMa3p6nZGGP0qdXCP d1ZQGehfIYLGKkGBTIsVPOYx6I4AvA7Ndrz3wm3YTn0iPGVPHZTVXeFnJlNrKrXyS7pv D2Ng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=2/GoM1jfi/UIwE4ZS/NfUxugSLpF5Je+ue1UXnm4wFk=; b=Wv/wdrc3vN6Js64kIF9tv/1wpVW7Lzq+3QUa/1blCe4v2WXAWcAPFo4jYh5pqsBLZs PvyBXE3nXfcguIrfJ/CNvev8goNS5g1Jm9AWxxFafT0mFHwSvx3NOP/H77LdwYjfWcsY zFFT+lp2UGh0AP3lfoIRQl+riqwwAGgBFDUh+7QI0QBzxgcYDt0nDV3b8V20ls2i3TIv 3jxQ+YL3envNkIkOXTYabb1zbP4Iz7udcN/ZhQZ+JdG1djndGx0EdSlCXVTAYTkhm3EO h8eP/ZpUYLFqeMtH9WsXTtmWDvA1g80gTJCIIFmHp6SG1gMEdmBBFedQG6TQ39D2BliN jPOA== X-Gm-Message-State: AJIora9XPZg3dOki2GSuutKhNgBZt1p7uWfmndaj/H7wUv9G1/m7H+dp 2M5Jzab31AxEdRyNtKLDZKw= X-Google-Smtp-Source: AGRyM1tNVyyMLkQGjy96t7G71LN6xBJ73TCjf+BW4Xe/47kVoWdV10mJxzl/PHaem4pwbWUf/sqSUw== X-Received: by 2002:a63:368f:0:b0:40c:50f1:a9a0 with SMTP id d137-20020a63368f000000b0040c50f1a9a0mr2285093pga.312.1655892119273; Wed, 22 Jun 2022 03:01:59 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:486:d40b:4089:31a8:340d:2f29]) by smtp.gmail.com with ESMTPSA id w9-20020a639349000000b003fc5fd21752sm12790433pgm.50.2022.06.22.03.01.56 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 22 Jun 2022 03:01:59 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee.jones@linaro.org, broonie@kernel.org, dmitry.torokhov@gmail.com Cc: lgirdwood@gmail.com, cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v2 2/4] mfd: rt5120: Add Richtek PMIC support Date: Wed, 22 Jun 2022 18:01:42 +0800 Message-Id: <1655892104-10874-3-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1655892104-10874-1-git-send-email-u0084500@gmail.com> References: <1655892104-10874-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add Richtek RT5120 PMIC I2C driver. Signed-off-by: ChiYuan Huang --- drivers/mfd/Kconfig | 12 +++++ drivers/mfd/Makefile | 1 + drivers/mfd/rt5120.c | 125 +++++++++++++++++++++++++++++++++++++++++++++++= ++++ 3 files changed, 138 insertions(+) create mode 100644 drivers/mfd/rt5120.c diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index 3b59456..866619c 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -1127,6 +1127,18 @@ config MFD_RT5033 sub-devices like charger, fuel gauge, flash LED, current source, LDO and Buck. =20 +config MFD_RT5120 + tristate "Richtek RT5120 Power Management IC" + depends on I2C + select MFD_CORE + select REGMAP_I2C + select REGMAP_IRQ + help + The enables support for Richtek RT5120 PMIC. It includes four high + efficiency buck converters and one LDO voltage regulator. The device + is targeted at providing the CPU voltage, memory, I/O and peripheral + power rails in home entertainment devices. + config MFD_RC5T583 bool "Ricoh RC5T583 Power Management system device" depends on I2C=3Dy diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index 858cacf..27e8add 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -234,6 +234,7 @@ obj-$(CONFIG_MFD_HI655X_PMIC) +=3D hi655x-pmic.o obj-$(CONFIG_MFD_DLN2) +=3D dln2.o obj-$(CONFIG_MFD_RT4831) +=3D rt4831.o obj-$(CONFIG_MFD_RT5033) +=3D rt5033.o +obj-$(CONFIG_MFD_RT5120) +=3D rt5120.o obj-$(CONFIG_MFD_SKY81452) +=3D sky81452.o =20 intel-soc-pmic-objs :=3D intel_soc_pmic_core.o intel_soc_pmic_crc.o diff --git a/drivers/mfd/rt5120.c b/drivers/mfd/rt5120.c new file mode 100644 index 00000000..e7c5f3c --- /dev/null +++ b/drivers/mfd/rt5120.c @@ -0,0 +1,125 @@ +// SPDX-License-Identifier: GPL-2.0+ + +#include +#include +#include +#include +#include +#include + +#define RT5120_REG_INTENABLE 0x1D +#define RT5120_REG_INTSTAT 0x1E +#define RT5120_REG_FZCMODE 0x44 + +#define RT5120_INT_HOTDIE 0 +#define RT5120_INT_PWRKEY_REL 5 +#define RT5120_INT_PWRKEY_PRESS 6 + +static const struct regmap_range rt5120_rd_yes_ranges[] =3D { + regmap_reg_range(0x03, 0x13), + regmap_reg_range(0x1c, 0x20), + regmap_reg_range(0x44, 0x44) +}; + +static const struct regmap_range rt5120_wr_yes_ranges[] =3D { + regmap_reg_range(0x06, 0x13), + regmap_reg_range(0x1c, 0x20), + regmap_reg_range(0x44, 0x44) +}; + +static const struct regmap_access_table rt5120_rd_table =3D { + .yes_ranges =3D rt5120_rd_yes_ranges, + .n_yes_ranges =3D ARRAY_SIZE(rt5120_rd_yes_ranges), +}; + +static const struct regmap_access_table rt5120_wr_table =3D { + .yes_ranges =3D rt5120_wr_yes_ranges, + .n_yes_ranges =3D ARRAY_SIZE(rt5120_wr_yes_ranges), +}; + +static const struct regmap_config rt5120_regmap_config =3D { + .reg_bits =3D 8, + .val_bits =3D 8, + .max_register =3D RT5120_REG_FZCMODE, + + .wr_table =3D &rt5120_wr_table, + .rd_table =3D &rt5120_rd_table, +}; + +static const struct regmap_irq rt5120_irqs[] =3D { + REGMAP_IRQ_REG_LINE(RT5120_INT_HOTDIE, 8), + REGMAP_IRQ_REG_LINE(RT5120_INT_PWRKEY_REL, 8), + REGMAP_IRQ_REG_LINE(RT5120_INT_PWRKEY_PRESS, 8) +}; + +static const struct regmap_irq_chip rt5120_irq_chip =3D { + .name =3D "rt5120-pmic", + .status_base =3D RT5120_REG_INTSTAT, + .mask_base =3D RT5120_REG_INTENABLE, + .ack_base =3D RT5120_REG_INTSTAT, + .mask_invert =3D true, + .use_ack =3D true, + .num_regs =3D 1, + .irqs =3D rt5120_irqs, + .num_irqs =3D ARRAY_SIZE(rt5120_irqs), +}; + +static const struct resource rt5120_regulator_resources[] =3D { + DEFINE_RES_IRQ(RT5120_INT_HOTDIE) +}; + +static const struct resource rt5120_pwrkey_resources[] =3D { + DEFINE_RES_IRQ_NAMED(RT5120_INT_PWRKEY_PRESS, "pwrkey-press"), + DEFINE_RES_IRQ_NAMED(RT5120_INT_PWRKEY_REL, "pwrkey-release") +}; + +static const struct mfd_cell rt5120_devs[] =3D { + MFD_CELL_RES("rt5120-regulator", rt5120_regulator_resources), + MFD_CELL_OF("rt5120-pwrkey", rt5120_pwrkey_resources, NULL, 0, 0, + "richtek,rt5120-pwrkey") +}; + +static int rt5120_probe(struct i2c_client *i2c) +{ + struct regmap *regmap; + struct regmap_irq_chip_data *irq_data; + int ret; + + regmap =3D devm_regmap_init_i2c(i2c, &rt5120_regmap_config); + if (IS_ERR(regmap)) { + ret =3D PTR_ERR(regmap); + dev_err(&i2c->dev, "Failed to init regmap (%d)\n", ret); + return ret; + } + + ret =3D devm_regmap_add_irq_chip(&i2c->dev, regmap, i2c->irq, + IRQF_ONESHOT, 0, &rt5120_irq_chip, + &irq_data); + if (ret) { + dev_err(&i2c->dev, "Failed to add irq chip (%d)\n", ret); + return ret; + } + + return devm_mfd_add_devices(&i2c->dev, PLATFORM_DEVID_AUTO, rt5120_devs, + ARRAY_SIZE(rt5120_devs), NULL, 0, + regmap_irq_get_domain(irq_data)); +} + +static const struct of_device_id rt5120_device_match_table[] =3D { + { .compatible =3D "richtek,rt5120", }, + {} +}; +MODULE_DEVICE_TABLE(of, rt5120_device_match_table); + +static struct i2c_driver rt5120_driver =3D { + .driver =3D { + .name =3D "rt5120", + .of_match_table =3D rt5120_device_match_table, + }, + .probe_new =3D rt5120_probe, +}; +module_i2c_driver(rt5120_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("Richtek RT5120 I2C driver"); +MODULE_LICENSE("GPL v2"); --=20 2.7.4 From nobody Sun Apr 26 21:37:12 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 19452CCA47E for ; Wed, 22 Jun 2022 10:02:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240998AbiFVKCJ (ORCPT ); Wed, 22 Jun 2022 06:02:09 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53396 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236396AbiFVKCE (ORCPT ); Wed, 22 Jun 2022 06:02:04 -0400 Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com [IPv6:2607:f8b0:4864:20::1036]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6F7A83A18D; Wed, 22 Jun 2022 03:02:03 -0700 (PDT) Received: by mail-pj1-x1036.google.com with SMTP id cv13so12853244pjb.4; Wed, 22 Jun 2022 03:02:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=CZhPkEbUp/BupPkkWIAvznS6NG9uXOGy1Q4dg4cOV3g=; b=C8jHmBld8AbE93Qsm3w1Z17s+n1EElgFwQAI1VNp4yB0fOyHODUrp4bnbgqujvQbnP 2aZZrxORX3VR9WAT6xR4fsEjgz/gaH2bMhhZq2hNEDOD+GCgTE+RwQo+2mxl5pVa/9J7 0sr2NguNd4Z2OZ3dqnGrcfxG95KvdV5rgjfBaHYQL5Opb161DEH6N/TO7m+cQ+zTtdND CS/9yRsEna5NkbLF+XdI9b+ZTtrx65DS8A6bJccujNCEsVDs8B0E8bHdnLlBINg27F3K gqMEfgqNTEePH6dzTgzAGGQuzPOGht3NMuzHNA7SHO0mnJO6WdBgJ/296FNokahOBGb8 U/cQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=CZhPkEbUp/BupPkkWIAvznS6NG9uXOGy1Q4dg4cOV3g=; b=6RJvE88qoUwazNs/5HheDaNS9j+j5uXQhFskugSSeG/fzXAf7qtmj2e1nx+gYO/KIT giBN/U0G3Pk9V8WWMXiEDM4yvE5IzxVevBQvLVnukCQbAF2rYPn2KjVrngGbndM13Xbv /6z9Zl7pBmIdioKA+i+Dqg7pVxPEtN01U4TdBJ7EJzGaWfKO0fmsD4LyWSI/gYiafwzY lKsB55W6d34pY+vcyR/wWVi9Esmgx5NL/HRoLqF3h37zb0ddlHsi96xV9dgNP/HVSf6H BaXE5iiv11NI4SU+xX3NculzlIWJ1D+KZFPGQiKh7QV49e9oJv1Qs7hBxvg4TK1u5qlN 6gnA== X-Gm-Message-State: AJIora+mXQ2vSDAMlooRfOGFvP9f6ck5aJdQYSPkIDikU2r8sPdTDDoc kfN5loVrynDS8QYbHRYe2cM= X-Google-Smtp-Source: AGRyM1sMqXVYaMOlcIhG5kinoDmWRGSKMG6mMgWfPEMCmJx4UJIHt8hpi4N8kc7NksHFAz0dISinoQ== X-Received: by 2002:a17:90a:d0c5:b0:1ec:747b:7c3 with SMTP id y5-20020a17090ad0c500b001ec747b07c3mr2973267pjw.68.1655892122827; Wed, 22 Jun 2022 03:02:02 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:486:d40b:4089:31a8:340d:2f29]) by smtp.gmail.com with ESMTPSA id w9-20020a639349000000b003fc5fd21752sm12790433pgm.50.2022.06.22.03.01.59 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 22 Jun 2022 03:02:02 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee.jones@linaro.org, broonie@kernel.org, dmitry.torokhov@gmail.com Cc: lgirdwood@gmail.com, cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v2 3/4] regulator: rt5120: Add PMIC regulator support Date: Wed, 22 Jun 2022 18:01:43 +0800 Message-Id: <1655892104-10874-4-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1655892104-10874-1-git-send-email-u0084500@gmail.com> References: <1655892104-10874-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add RT5120 PMIC regulator support. It integrates 4 buck convertes, 1 LDO voltage regulator, 1 external enable signal to control the external power source. Signed-off-by: ChiYuan Huang --- Since v2: - Add 'unevaluatedProperties: false' for regulator buck1~4/ldo/exten. - Fix indention and remove status for powerkey. - Refine powerkey description for more HW details. --- drivers/regulator/Kconfig | 10 + drivers/regulator/Makefile | 1 + drivers/regulator/rt5120-regulator.c | 420 +++++++++++++++++++++++++++++++= ++++ 3 files changed, 431 insertions(+) create mode 100644 drivers/regulator/rt5120-regulator.c diff --git a/drivers/regulator/Kconfig b/drivers/regulator/Kconfig index cbe0f96..d777f71 100644 --- a/drivers/regulator/Kconfig +++ b/drivers/regulator/Kconfig @@ -1047,6 +1047,16 @@ config REGULATOR_RT5033 RT5033 PMIC. The device supports multiple regulators like current source, LDO and Buck. =20 +config REGULATOR_RT5120 + tristate "Richtek RT5120 PMIC Regulators" + depends on MFD_RT5120 + help + This adds support for voltage regulator in Richtek RT5120 PMIC. + It integrates 4 channels buck controller, 1 channel LDO, 1 EXTEN + to control external power source. Only BUCK1 is adjustable from + 600mV to 1395mV, per step 6.250mV. The others are all fixed voltage + by external hardware circuit. + config REGULATOR_RT5190A tristate "Richtek RT5190A PMIC" depends on I2C diff --git a/drivers/regulator/Makefile b/drivers/regulator/Makefile index 8d3ee8b6..b74ca8f 100644 --- a/drivers/regulator/Makefile +++ b/drivers/regulator/Makefile @@ -126,6 +126,7 @@ obj-$(CONFIG_REGULATOR_ROHM) +=3D rohm-regulator.o obj-$(CONFIG_REGULATOR_RT4801) +=3D rt4801-regulator.o obj-$(CONFIG_REGULATOR_RT4831) +=3D rt4831-regulator.o obj-$(CONFIG_REGULATOR_RT5033) +=3D rt5033-regulator.o +obj-$(CONFIG_REGULATOR_RT5120) +=3D rt5120-regulator.o obj-$(CONFIG_REGULATOR_RT5190A) +=3D rt5190a-regulator.o obj-$(CONFIG_REGULATOR_RT5759) +=3D rt5759-regulator.o obj-$(CONFIG_REGULATOR_RT6160) +=3D rt6160-regulator.o diff --git a/drivers/regulator/rt5120-regulator.c b/drivers/regulator/rt512= 0-regulator.c new file mode 100644 index 00000000..8173ede --- /dev/null +++ b/drivers/regulator/rt5120-regulator.c @@ -0,0 +1,420 @@ +// SPDX-License-Identifier: GPL-2.0+ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define RT5120_REG_PGSTAT 0x03 +#define RT5120_REG_CH1VID 0x06 +#define RT5120_REG_CH1SLPVID 0x07 +#define RT5120_REG_ENABLE 0x08 +#define RT5120_REG_MODECTL 0x09 +#define RT5120_REG_UVOVPROT 0x0A +#define RT5120_REG_SLPCTL 0x0C +#define RT5120_REG_INTSTAT 0x1E +#define RT5120_REG_DISCHG 0x1F + +#define RT5120_OUTPG_MASK(rid) BIT(rid + 1) +#define RT5120_OUTUV_MASK(rid) BIT(rid + 9) +#define RT5120_OUTOV_MASK(rid) BIT(rid + 16) +#define RT5120_CH1VID_MASK GENMASK(6, 0) +#define RT5120_RIDEN_MASK(rid) BIT(rid + 1) +#define RT5120_RADEN_MASK(rid) BIT(rid) +#define RT5120_FPWM_MASK(rid) BIT(rid + 1) +#define RT5120_UVHICCUP_MASK BIT(1) +#define RT5120_OVHICCUP_MASK BIT(0) +#define RT5120_HOTDIE_MASK BIT(1) + +#define RT5120_BUCK1_MINUV 600000 +#define RT5120_BUCK1_MAXUV 1393750 +#define RT5120_BUCK1_STEPUV 6250 +#define RT5120_BUCK1_NUM_VOLT 0x80 + +#define RT5120_AUTO_MODE 0 +#define RT5120_FPWM_MODE 1 + +enum { + RT5120_REGULATOR_BUCK1 =3D 0, + RT5120_REGULATOR_BUCK2, + RT5120_REGULATOR_BUCK3, + RT5120_REGULATOR_BUCK4, + RT5120_REGULATOR_LDO, + RT5120_REGULATOR_EXTEN, + RT5120_MAX_REGULATOR +}; + +struct rt5120_priv { + struct device *dev; + struct regmap *regmap; + struct regulator_desc rdesc[RT5120_MAX_REGULATOR]; +}; + +static int rt5120_buck_set_mode(struct regulator_dev *rdev, unsigned int m= ode) +{ + struct regmap *regmap =3D rdev_get_regmap(rdev); + int rid =3D rdev_get_id(rdev); + unsigned int mask =3D RT5120_FPWM_MASK(rid), val; + + switch (mode) { + case REGULATOR_MODE_NORMAL: + val =3D 0; + break; + case REGULATOR_MODE_FAST: + val =3D RT5120_FPWM_MASK(rid); + break; + default: + return -EINVAL; + } + + return regmap_update_bits(regmap, RT5120_REG_MODECTL, mask, val); +} + +static unsigned int rt5120_buck_get_mode(struct regulator_dev *rdev) +{ + struct regmap *regmap =3D rdev_get_regmap(rdev); + int ret, rid =3D rdev_get_id(rdev); + unsigned int val; + + ret =3D regmap_read(regmap, RT5120_REG_MODECTL, &val); + if (ret) + return REGULATOR_MODE_INVALID; + + if (val & RT5120_FPWM_MASK(rid)) + return REGULATOR_MODE_FAST; + + return REGULATOR_MODE_NORMAL; +} + +static int rt5120_regulator_get_error_flags(struct regulator_dev *rdev, + unsigned int *flags) +{ + struct regmap *regmap =3D rdev_get_regmap(rdev); + unsigned int stat, hd_stat, cur_flags =3D 0; + int rid =3D rdev_get_id(rdev), ret; + + /* + * reg 0x03/0x04/0x05 to indicate PG/UV/OV + * use block read to descrease I/O xfer time + */ + ret =3D regmap_raw_read(regmap, RT5120_REG_PGSTAT, &stat, 3); + if (ret) + return ret; + + ret =3D regmap_read(regmap, RT5120_REG_INTSTAT, &hd_stat); + if (ret) + return ret; + + if (!(stat & RT5120_OUTPG_MASK(rid))) { + if (stat & RT5120_OUTUV_MASK(rid)) + cur_flags |=3D REGULATOR_ERROR_UNDER_VOLTAGE; + + if (stat & RT5120_OUTOV_MASK(rid)) + cur_flags |=3D REGULATOR_ERROR_REGULATION_OUT; + } + + if (hd_stat & RT5120_HOTDIE_MASK) + cur_flags |=3D REGULATOR_ERROR_OVER_TEMP; + + *flags =3D cur_flags; + return 0; +} + +static int rt5120_buck1_set_suspend_voltage(struct regulator_dev *rdev, in= t uV) +{ + struct regmap *regmap =3D rdev_get_regmap(rdev); + int sel; + + if (uV < RT5120_BUCK1_MINUV || uV > RT5120_BUCK1_MAXUV) + return -EINVAL; + + sel =3D (uV - RT5120_BUCK1_MINUV) / RT5120_BUCK1_STEPUV; + return regmap_write(regmap, RT5120_REG_CH1SLPVID, sel); +} + +static int rt5120_regulator_set_suspend_enable(struct regulator_dev *rdev) +{ + struct regmap *regmap =3D rdev_get_regmap(rdev); + int rid =3D rdev_get_id(rdev); + unsigned int mask =3D RT5120_RIDEN_MASK(rid); + + return regmap_update_bits(regmap, RT5120_REG_SLPCTL, mask, mask); +} + +static int rt5120_regulator_set_suspend_disable(struct regulator_dev *rdev) +{ + struct regmap *regmap =3D rdev_get_regmap(rdev); + int rid =3D rdev_get_id(rdev); + unsigned int mask =3D RT5120_RIDEN_MASK(rid); + + return regmap_update_bits(regmap, RT5120_REG_SLPCTL, mask, 0); +} + +static const struct regulator_ops rt5120_buck1_ops =3D { + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .list_voltage =3D regulator_list_voltage_linear, + .set_voltage_sel =3D regulator_set_voltage_sel_regmap, + .get_voltage_sel =3D regulator_get_voltage_sel_regmap, + .set_active_discharge =3D regulator_set_active_discharge_regmap, + .set_mode =3D rt5120_buck_set_mode, + .get_mode =3D rt5120_buck_get_mode, + .get_error_flags =3D rt5120_regulator_get_error_flags, + .set_suspend_voltage =3D rt5120_buck1_set_suspend_voltage, + .set_suspend_enable =3D rt5120_regulator_set_suspend_enable, + .set_suspend_disable =3D rt5120_regulator_set_suspend_disable, +}; + +static const struct regulator_ops rt5120_buck234_ops =3D { + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .set_active_discharge =3D regulator_set_active_discharge_regmap, + .set_mode =3D rt5120_buck_set_mode, + .get_mode =3D rt5120_buck_get_mode, + .get_error_flags =3D rt5120_regulator_get_error_flags, + .set_suspend_enable =3D rt5120_regulator_set_suspend_enable, + .set_suspend_disable =3D rt5120_regulator_set_suspend_disable, +}; + +static const struct regulator_ops rt5120_ldo_ops =3D { + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .set_active_discharge =3D regulator_set_active_discharge_regmap, + .get_error_flags =3D rt5120_regulator_get_error_flags, + .set_suspend_enable =3D rt5120_regulator_set_suspend_enable, + .set_suspend_disable =3D rt5120_regulator_set_suspend_disable, +}; + +static const struct regulator_ops rt5120_exten_ops =3D { + .enable =3D regulator_enable_regmap, + .disable =3D regulator_disable_regmap, + .is_enabled =3D regulator_is_enabled_regmap, + .set_suspend_enable =3D rt5120_regulator_set_suspend_enable, + .set_suspend_disable =3D rt5120_regulator_set_suspend_disable, +}; + +static unsigned int rt5120_buck_of_map_mode(unsigned int mode) +{ + switch (mode) { + case RT5120_AUTO_MODE: + return REGULATOR_MODE_NORMAL; + case RT5120_FPWM_MODE: + return REGULATOR_MODE_FAST; + default: + return REGULATOR_MODE_INVALID; + } +} + +static void rt5120_fillin_regulator_desc(struct regulator_desc *desc, int = rid) +{ + static const char * const name[] =3D { + "buck1", "buck2", "buck3", "buck4", "ldo", "exten" }; + static const char * const sname[] =3D { + "vin1", "vin2", "vin3", "vin4", "vinldo", NULL }; + + /* Common regulator property */ + desc->name =3D name[rid]; + desc->supply_name =3D sname[rid]; + desc->owner =3D THIS_MODULE; + desc->type =3D REGULATOR_VOLTAGE; + desc->id =3D rid; + desc->enable_reg =3D RT5120_REG_ENABLE; + desc->enable_mask =3D RT5120_RIDEN_MASK(rid); + desc->active_discharge_reg =3D RT5120_REG_DISCHG; + desc->active_discharge_mask =3D RT5120_RADEN_MASK(rid); + desc->active_discharge_on =3D RT5120_RADEN_MASK(rid); + /* Config n_voltages to 1 for all*/ + desc->n_voltages =3D 1; + + /* Only buck support mode change */ + if (rid >=3D RT5120_REGULATOR_BUCK1 && rid <=3D RT5120_REGULATOR_BUCK4) + desc->of_map_mode =3D rt5120_buck_of_map_mode; + + /* RID specific property init */ + switch (rid) { + case RT5120_REGULATOR_BUCK1: + /* Only buck1 support voltage change by I2C */ + desc->n_voltages =3D RT5120_BUCK1_NUM_VOLT; + desc->min_uV =3D RT5120_BUCK1_MINUV; + desc->uV_step =3D RT5120_BUCK1_STEPUV; + desc->vsel_reg =3D RT5120_REG_CH1VID, + desc->vsel_mask =3D RT5120_CH1VID_MASK, + desc->ops =3D &rt5120_buck1_ops; + break; + case RT5120_REGULATOR_BUCK2 ... RT5120_REGULATOR_BUCK4: + desc->ops =3D &rt5120_buck234_ops; + break; + case RT5120_REGULATOR_LDO: + desc->ops =3D &rt5120_ldo_ops; + break; + default: + desc->ops =3D &rt5120_exten_ops; + } +} + +static int rt5120_of_parse_cb(struct rt5120_priv *priv, int rid, + struct of_regulator_match *match) +{ + struct regulator_desc *desc =3D priv->rdesc + rid; + struct regulator_init_data *init_data =3D match->init_data; + + if (!init_data || rid =3D=3D RT5120_REGULATOR_BUCK1) + return 0; + + if (init_data->constraints.min_uV !=3D init_data->constraints.max_uV) { + dev_err(priv->dev, "Variable voltage for fixed regulator\n"); + return -EINVAL; + } + + desc->fixed_uV =3D init_data->constraints.min_uV; + return 0; +} + +static struct of_regulator_match rt5120_regu_match[RT5120_MAX_REGULATOR] = =3D { + [RT5120_REGULATOR_BUCK1] =3D { .name =3D "buck1", }, + [RT5120_REGULATOR_BUCK2] =3D { .name =3D "buck2", }, + [RT5120_REGULATOR_BUCK3] =3D { .name =3D "buck3", }, + [RT5120_REGULATOR_BUCK4] =3D { .name =3D "buck4", }, + [RT5120_REGULATOR_LDO] =3D { .name =3D "ldo", }, + [RT5120_REGULATOR_EXTEN] =3D { .name =3D "exten", } +}; + +static int rt5120_parse_regulator_dt_data(struct rt5120_priv *priv) +{ + struct device *dev =3D priv->dev->parent; + struct device_node *reg_node; + int i, ret; + + for (i =3D 0; i < RT5120_MAX_REGULATOR; i++) { + rt5120_fillin_regulator_desc(priv->rdesc + i, i); + + rt5120_regu_match[i].desc =3D priv->rdesc + i; + } + + reg_node =3D of_get_child_by_name(dev->of_node, "regulators"); + if (!reg_node) { + dev_err(priv->dev, "Couldn't find 'regulators' node\n"); + return -ENODEV; + } + + ret =3D of_regulator_match(priv->dev, reg_node, rt5120_regu_match, + ARRAY_SIZE(rt5120_regu_match)); + + of_node_put(reg_node); + + if (ret < 0) { + dev_err(priv->dev, + "Error parsing regulator init data (%d)\n", ret); + return ret; + } + + for (i =3D 0; i < RT5120_MAX_REGULATOR; i++) { + ret =3D rt5120_of_parse_cb(priv, i, rt5120_regu_match + i); + if (ret) { + dev_err(priv->dev, "Failed in [%d] of_passe_cb\n", i); + return ret; + } + } + + return 0; +} + +static int rt5120_device_property_init(struct rt5120_priv *priv) +{ + struct device *dev =3D priv->dev->parent; + struct device_node *np =3D dev->of_node; + bool prot_enable; + unsigned int prot_enable_val =3D 0; + + /* Assign UV/OV HW protection behavior */ + prot_enable =3D of_property_read_bool(np, + "richtek,enable-undervolt-hiccup"); + if (prot_enable) + prot_enable_val |=3D RT5120_UVHICCUP_MASK; + + prot_enable =3D of_property_read_bool(np, + "richtek,enable-overvolt-hiccup"); + if (prot_enable) + prot_enable_val |=3D RT5120_OVHICCUP_MASK; + + return regmap_update_bits(priv->regmap, RT5120_REG_UVOVPROT, + RT5120_UVHICCUP_MASK | RT5120_OVHICCUP_MASK, + prot_enable_val); +} + +static int rt5120_regulator_probe(struct platform_device *pdev) +{ + struct rt5120_priv *priv; + struct regulator_dev *rdev; + struct regulator_config config =3D {}; + int i, ret; + + priv =3D devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->dev =3D &pdev->dev; + + priv->regmap =3D dev_get_regmap(pdev->dev.parent, NULL); + if (!priv->regmap) { + dev_err(&pdev->dev, "Failed to init regmap\n"); + return -ENODEV; + } + + ret =3D rt5120_device_property_init(priv); + if (ret) { + dev_err(&pdev->dev, "Failed to do property init\n"); + return ret; + } + + ret =3D rt5120_parse_regulator_dt_data(priv); + if (ret) { + dev_err(&pdev->dev, "Failed to parse dt data\n"); + return ret; + } + + config.dev =3D &pdev->dev; + config.regmap =3D priv->regmap; + + for (i =3D 0; i < RT5120_MAX_REGULATOR; i++) { + config.of_node =3D rt5120_regu_match[i].of_node; + config.init_data =3D rt5120_regu_match[i].init_data; + + rdev =3D devm_regulator_register(&pdev->dev, priv->rdesc + i, + &config); + if (IS_ERR(rdev)) { + dev_err(&pdev->dev, + "Failed to register regulator [%d]\n", i); + return PTR_ERR(rdev); + } + } + + return 0; +} + +static const struct platform_device_id rt5120_regulator_dev_table[] =3D { + { "rt5120-regulator", 0 }, + {} +}; +MODULE_DEVICE_TABLE(platform, rt5120_regulator_dev_table); + +static struct platform_driver rt5120_regulator_driver =3D { + .driver =3D { + .name =3D "rt5120-regulator", + }, + .id_table =3D rt5120_regulator_dev_table, + .probe =3D rt5120_regulator_probe, +}; +module_platform_driver(rt5120_regulator_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("Richtek RT5120 regulator driver"); +MODULE_LICENSE("GPL v2"); --=20 2.7.4 From nobody Sun Apr 26 21:37:12 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id ABACFC433EF for ; Wed, 22 Jun 2022 10:02:16 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S241989AbiFVKCO (ORCPT ); Wed, 22 Jun 2022 06:02:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53494 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239233AbiFVKCH (ORCPT ); Wed, 22 Jun 2022 06:02:07 -0400 Received: from mail-pj1-x1030.google.com (mail-pj1-x1030.google.com [IPv6:2607:f8b0:4864:20::1030]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C546C3A710; Wed, 22 Jun 2022 03:02:06 -0700 (PDT) Received: by mail-pj1-x1030.google.com with SMTP id g16-20020a17090a7d1000b001ea9f820449so16255707pjl.5; Wed, 22 Jun 2022 03:02:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nSxpEZhvCFiheWcPpAzUjV5szaMFmSrVX/83LnEq3Y0=; b=Zddxt6XfQT2I87Y941KjE7UEtKeWzo9KXXE4Oc4ThTBGG6MIya3pIHFEep5v8AHWrA qoA8U3o19TNrAosbk6rQNcwQlVblYqaGLyjTezubQXT4x6SBwrETrlB/KtmTxfRnj1Ys jWg9z4ETeQPMhEuO9ytBzQoPSO6NXewl43HLOC8KHgHx5TVdz31x8OJQFK7t3RqZTr3K i2AC7JhOvLMw2K4MJCTnWVq8tNZXYc4Gqm3wHy2i3VsDfpJistygRIr5kgP/0cBLlSt3 3raNY0j1bv0fahKCRqJbyVUjiVlUgPTItAKdhDM2TeJNpzbGt1J3O7gdN+bp5T5ejp+x emCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nSxpEZhvCFiheWcPpAzUjV5szaMFmSrVX/83LnEq3Y0=; b=znvpD2/csr9rb9B3pbKizA7LgTCw+1XOzyLCtqWswZMVaIBtxIzAn0b02GYDW9HWEV xvFpmjjXUFqGHhEE+0kltfzDF+LH1K0QRBVTnsHhs6pu3/0GCP0wDFVnUT4+RC4vWoF7 0ti1KAoRSkSJSOyXWWB6BMgmZPwIkq3HaOVF92UlIuYBIH6cCzvlCt2LHf2bqGN9ZVC0 rxCSf9tYzECBF09iUAwz8Gab6+LZDRL4zrjswlIVTvOghkTJSMd9kT/caykBgHLc9Nre UwgysHOWBcaF1085UGAD6rNG9ZnhvAhDT7cghVeIvpCGPUrdXu7xVXNPLE5E2hzhLSO3 UDrA== X-Gm-Message-State: AJIora8RimhxlFOWFGKJ78lYVBAtne/e3xDbX+eByukGxw9/ysHqfC/j RH+xMsHun6nJ1RnFoRvIY1w= X-Google-Smtp-Source: AGRyM1sOuey7xzMdj3qefv+R64sZLBCmbt63gV8Ae3fQRErgnIlyWNytiUviqFOb2583TiAzYLjQng== X-Received: by 2002:a17:902:dac7:b0:166:4ce4:7e32 with SMTP id q7-20020a170902dac700b001664ce47e32mr33400742plx.168.1655892126151; Wed, 22 Jun 2022 03:02:06 -0700 (PDT) Received: from localhost.localdomain ([2402:7500:486:d40b:4089:31a8:340d:2f29]) by smtp.gmail.com with ESMTPSA id w9-20020a639349000000b003fc5fd21752sm12790433pgm.50.2022.06.22.03.02.03 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 22 Jun 2022 03:02:05 -0700 (PDT) From: cy_huang To: robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, lee.jones@linaro.org, broonie@kernel.org, dmitry.torokhov@gmail.com Cc: lgirdwood@gmail.com, cy_huang@richtek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-input@vger.kernel.org Subject: [PATCH v2 4/4] input: misc: rt5120: Add power key support Date: Wed, 22 Jun 2022 18:01:44 +0800 Message-Id: <1655892104-10874-5-git-send-email-u0084500@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1655892104-10874-1-git-send-email-u0084500@gmail.com> References: <1655892104-10874-1-git-send-email-u0084500@gmail.com> Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: ChiYuan Huang Add RT5120 PMIC power key support. Signed-off-by: ChiYuan Huang --- drivers/input/misc/Kconfig | 9 +++ drivers/input/misc/Makefile | 1 + drivers/input/misc/rt5120-pwrkey.c | 115 +++++++++++++++++++++++++++++++++= ++++ 3 files changed, 125 insertions(+) create mode 100644 drivers/input/misc/rt5120-pwrkey.c diff --git a/drivers/input/misc/Kconfig b/drivers/input/misc/Kconfig index a18ab73..0b976f8 100644 --- a/drivers/input/misc/Kconfig +++ b/drivers/input/misc/Kconfig @@ -891,6 +891,15 @@ config INPUT_SC27XX_VIBRA To compile this driver as a module, choose M here. The module will be called sc27xx_vibra. =20 +config INPUT_RT5120_PWRKEY + tristate "RT5120 PMIC power key support" + depends on MFD_RT5120 + help + This enables support for RT5120 PMIC power key driver. + + To compile this driver as a module, choose M here. the module will + be called rt5120-pwerkey. + config INPUT_STPMIC1_ONKEY tristate "STPMIC1 PMIC Onkey support" depends on MFD_STPMIC1 diff --git a/drivers/input/misc/Makefile b/drivers/input/misc/Makefile index 28dfc44..d1fb00e 100644 --- a/drivers/input/misc/Makefile +++ b/drivers/input/misc/Makefile @@ -69,6 +69,7 @@ obj-$(CONFIG_INPUT_RAVE_SP_PWRBUTTON) +=3D rave-sp-pwrbut= ton.o obj-$(CONFIG_INPUT_RB532_BUTTON) +=3D rb532_button.o obj-$(CONFIG_INPUT_REGULATOR_HAPTIC) +=3D regulator-haptic.o obj-$(CONFIG_INPUT_RETU_PWRBUTTON) +=3D retu-pwrbutton.o +obj-$(CONFIG_INPUT_RT5120_PWRKEY) +=3D rt5120-pwrkey.o obj-$(CONFIG_INPUT_AXP20X_PEK) +=3D axp20x-pek.o obj-$(CONFIG_INPUT_GPIO_ROTARY_ENCODER) +=3D rotary_encoder.o obj-$(CONFIG_INPUT_RK805_PWRKEY) +=3D rk805-pwrkey.o diff --git a/drivers/input/misc/rt5120-pwrkey.c b/drivers/input/misc/rt5120= -pwrkey.c new file mode 100644 index 00000000..42bd2f3 --- /dev/null +++ b/drivers/input/misc/rt5120-pwrkey.c @@ -0,0 +1,115 @@ +// SPDX-License-Identifier: GPL-2.0+ + +#include +#include +#include +#include +#include +#include +#include +#include + +#define RT5120_REG_INTSTAT 0x1E +#define RT5120_PWRKEYSTAT_MASK BIT(7) + +struct rt5120_priv { + struct regmap *regmap; + struct input_dev *input; + int press_irq; + int release_irq; +}; + +static irqreturn_t rt5120_pwrkey_handler(int irq, void *devid) +{ + struct rt5120_priv *priv =3D devid; + unsigned int stat; + bool is_pressed; + int ret; + + ret =3D regmap_read(priv->regmap, RT5120_REG_INTSTAT, &stat); + if (ret) + return IRQ_NONE; + + is_pressed =3D !(stat & RT5120_PWRKEYSTAT_MASK); + + if ((is_pressed && irq =3D=3D priv->press_irq) || + (!is_pressed && irq =3D=3D priv->release_irq)) { + input_report_key(priv->input, KEY_POWER, is_pressed); + input_sync(priv->input); + } + + return IRQ_HANDLED; +} + +static int rt5120_pwrkey_probe(struct platform_device *pdev) +{ + struct rt5120_priv *priv; + int ret; + + priv =3D devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + priv->regmap =3D dev_get_regmap(pdev->dev.parent, NULL); + if (!priv->regmap) { + dev_err(&pdev->dev, "Failed to init regmap\n"); + return -ENODEV; + } + + priv->press_irq =3D platform_get_irq_byname(pdev, "pwrkey-press"); + if (priv->press_irq < 0) + return priv->press_irq; + + priv->release_irq =3D platform_get_irq_byname(pdev, "pwrkey-release"); + if (priv->release_irq < 0) + return priv->release_irq; + + /* Make input device be device resource managed */ + priv->input =3D devm_input_allocate_device(&pdev->dev); + if (!priv->input) { + dev_err(&pdev->dev, "Failed to allocate input device\n"); + return -ENOMEM; + } + + priv->input->name =3D "rt5120_pwrkey"; + priv->input->phys =3D "rt5120_pwrkey/input0"; + priv->input->id.bustype =3D BUS_I2C; + input_set_capability(priv->input, EV_KEY, KEY_POWER); + + ret =3D input_register_device(priv->input); + if (ret) { + dev_err(&pdev->dev, "Failed to register input device\n"); + return ret; + } + + ret =3D devm_request_threaded_irq(&pdev->dev, priv->press_irq, NULL, + rt5120_pwrkey_handler, 0, + "pwrkey-press", priv); + if (ret) { + dev_err(&pdev->dev, "Failed to register pwrkey press irq\n"); + return ret; + } + + return devm_request_threaded_irq(&pdev->dev, priv->release_irq, NULL, + rt5120_pwrkey_handler, 0, + "pwrkey-release", priv); +} + +static const struct of_device_id r5120_pwrkey_match_table[] =3D { + { .compatible =3D "richtek,rt5120-pwrkey", }, + {} +}; +MODULE_DEVICE_TABLE(of, r5120_pwrkey_match_table); + +static struct platform_driver rt5120_pwrkey_driver =3D { + .driver =3D { + .name =3D "rt5120-pwrkey", + .of_match_table =3D r5120_pwrkey_match_table, + }, + .probe =3D rt5120_pwrkey_probe, +}; +module_platform_driver(rt5120_pwrkey_driver); + +MODULE_AUTHOR("ChiYuan Huang "); +MODULE_DESCRIPTION("Richtek RT5120 power key driver"); +MODULE_LICENSE("GPL v2"); --=20 2.7.4