From nobody Sun Jun 28 07:39:12 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 37C99C4332F for ; Thu, 10 Feb 2022 14:52:17 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243249AbiBJOwO (ORCPT ); Thu, 10 Feb 2022 09:52:14 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:39540 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238303AbiBJOwN (ORCPT ); Thu, 10 Feb 2022 09:52:13 -0500 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 721B7F06; Thu, 10 Feb 2022 06:52:13 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1644504733; x=1676040733; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=IS4iTbJF5rtwuHj4hx7wSDunHMqvYb1+RVU3XQz/wIg=; b=KUwp1YwDoK0fVKXjhx/9btLQ4RRancg/l1Okq66aSTCgxlOwg/vcBetS 9O1hft3zFAZBfp/qw3kpJffXnuyov3BeEpDeFVSAEd/xwxDmBk1rSVxwa ojDLs3YT+CXedL8GNZ8mUZaZuRNbt2oOCz2CcoX+jQRcY/iY3Y9kXIltw U=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-01.qualcomm.com with ESMTP; 10 Feb 2022 06:52:13 -0800 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg05-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Feb 2022 06:52:12 -0800 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Thu, 10 Feb 2022 06:52:12 -0800 Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Thu, 10 Feb 2022 06:52:07 -0800 From: Srinivasa Rao Mandadapu To: , , , , , , , , , , CC: Srinivasa Rao Mandadapu , "Venkata Prasad Potturu" Subject: [PATCH v3 1/2] arm64: dts: qcom: sc7280: Add pinmux for I2S speaker and Headset Date: Thu, 10 Feb 2022 20:21:49 +0530 Message-ID: <1644504710-944-2-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1644504710-944-1-git-send-email-quic_srivasam@quicinc.com> References: <1644504710-944-1-git-send-email-quic_srivasam@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add AMP enable node and pinmux for primary and secondary I2S for SC7280 based platforms. Signed-off-by: Srinivasa Rao Mandadapu Co-developed-by: Venkata Prasad Potturu Signed-off-by: Venkata Prasad Potturu --- arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 41 ++++++++++++++++++++++++++++= +++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 42 ++++++++++++++++++++++++++++= ++++ 2 files changed, 83 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi b/arch/arm64/boot/dts= /qcom/sc7280-idp.dtsi index d623d71..1a9b465 100644 --- a/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280-idp.dtsi @@ -437,6 +437,26 @@ }; }; =20 +&pri_mi2s_data0 { + drive-strength =3D <6>; +}; + +&pri_mi2s_data1 { + drive-strength =3D <6>; +}; + +&pri_mi2s_mclk { + drive-strength =3D <6>; +}; + +&pri_mi2s_sclk { + drive-strength =3D <6>; +}; + +&pri_mi2s_ws { + drive-strength =3D <6>; +}; + &qspi_cs0 { bias-disable; }; @@ -490,7 +510,28 @@ bias-pull-up; }; =20 +&sec_mi2s_data0 { + drive-strength =3D <6>; + bias-disable; +}; + +&sec_mi2s_sclk { + drive-strength =3D <6>; + bias-disable; +}; + +&sec_mi2s_ws { + drive-strength =3D <6>; +}; + &tlmm { + amp_en: amp-en { + pins =3D "gpio63"; + function =3D "gpio"; + bias-pull-down; + drive-strength =3D <2>; + }; + nvme_pwren: nvme-pwren { function =3D "gpio"; }; diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qco= m/sc7280.dtsi index 937c2e0..503d461 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -3461,6 +3461,32 @@ }; }; =20 + pri_mi2s_data0: pri-mi2s-data0 { + pins =3D "gpio98"; + function =3D "mi2s0_data0"; + }; + + pri_mi2s_data1: pri-mi2s-data1 { + pins =3D "gpio99"; + function =3D "mi2s0_data1"; + }; + + pri_mi2s_mclk: pri-mi2s-mclk { + pins =3D "gpio96"; + function =3D "pri_mi2s"; + }; + + pri_mi2s_sclk: pri-mi2s-sclk { + pins =3D "gpio97"; + function =3D "mi2s0_sck"; + }; + + pri_mi2s_ws: pri-mi2s-ws { + pins =3D "gpio100"; + function =3D "mi2s0_ws"; + }; + + qup_uart8_cts: qup-uart8-cts { pins =3D "gpio32"; function =3D "qup10"; @@ -3620,6 +3646,22 @@ pins =3D "gpio63"; function =3D "qup17"; }; + + sec_mi2s_data0: sec-mi2s-data0 { + pins =3D "gpio107"; + function =3D "mi2s1_data0"; + }; + + sec_mi2s_sclk: sec-mi2s-sclk { + pins =3D "gpio106"; + function =3D "mi2s1_sck"; + }; + + sec_mi2s_ws: sec-mi2s-ws { + pins =3D "gpio108"; + function =3D "mi2s1_ws"; + }; + }; =20 imem@146a5000 { --=20 2.7.4 From nobody Sun Jun 28 07:39:12 2026 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7A3C9C433F5 for ; Thu, 10 Feb 2022 14:52:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243257AbiBJOwU (ORCPT ); Thu, 10 Feb 2022 09:52:20 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:39654 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243251AbiBJOwQ (ORCPT ); Thu, 10 Feb 2022 09:52:16 -0500 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 81EA1EBE; Thu, 10 Feb 2022 06:52:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1644504737; x=1676040737; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=PqI7BX+q/FiTPutrhWnZnXJPfIzp6aM2ZwkwoyDQ5pA=; b=S83nlki1VBObMYabkUZaqmYiTgdQoB/C/aQ1L0/s741I/W5emtJx8ND7 PZcLMPe4utyZVUpny+qb+bq2lN4lke25Lx7GXKvBATVGsQRwGc30D4n1r y3ZI1Tbvho3r9DPreEBybkAM5ABCvHQBFPznBrGgFHS33eUG8uW85pmKw Y=; Received: from ironmsg-lv-alpha.qualcomm.com ([10.47.202.13]) by alexa-out.qualcomm.com with ESMTP; 10 Feb 2022 06:52:17 -0800 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg-lv-alpha.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Feb 2022 06:52:16 -0800 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Thu, 10 Feb 2022 06:52:16 -0800 Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.922.19; Thu, 10 Feb 2022 06:52:12 -0800 From: Srinivasa Rao Mandadapu To: , , , , , , , , , , CC: Srinivasa Rao Mandadapu , "Venkata Prasad Potturu" Subject: [PATCH v3 2/2] arm64: dts: qcom: sc7280: add lpass lpi pin controller node Date: Thu, 10 Feb 2022 20:21:50 +0530 Message-ID: <1644504710-944-3-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1644504710-944-1-git-send-email-quic_srivasam@quicinc.com> References: <1644504710-944-1-git-send-email-quic_srivasam@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add LPASS LPI pinctrl node required for Audio functionality on sc7280 based platforms. Signed-off-by: Srinivasa Rao Mandadapu Co-developed-by: Venkata Prasad Potturu Signed-off-by: Venkata Prasad Potturu --- arch/arm64/boot/dts/qcom/sc7280.dtsi | 147 +++++++++++++++++++++++++++++++= ++++ 1 file changed, 147 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qco= m/sc7280.dtsi index 503d461..dac2b47 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -1751,6 +1751,153 @@ qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 + lpass_tlmm: pinctrl@33c0000 { + compatible =3D "qcom,sc7280-lpass-lpi-pinctrl"; + reg =3D <0 0x33c0000 0x0 0x20000>, + <0 0x3550000 0x0 0x10000>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&lpass_tlmm 0 0 15>; + + #clock-cells =3D <1>; + + dmic01_active: dmic01-active { + clk { + pins =3D "gpio6"; + function =3D "dmic1_clk"; + drive-strength =3D <8>; + output-high; + }; + + data { + pins =3D "gpio7"; + function =3D "dmic1_data"; + drive-strength =3D <8>; + }; + }; + + dmic01_sleep: dmic01-sleep { + clk { + pins =3D "gpio6"; + function =3D "dmic1_clk"; + drive-strength =3D <2>; + bias-disable; + output-low; + }; + + data { + pins =3D "gpio7"; + function =3D "dmic1_data"; + drive-strength =3D <2>; + pull-down; + }; + }; + + dmic23_active: dmic02-active { + clk { + pins =3D "gpio8"; + function =3D "dmic2_clk"; + drive-strength =3D <8>; + output-high; + }; + + data { + pins =3D "gpio9"; + function =3D "dmic2_data"; + drive-strength =3D <8>; + }; + }; + + dmic23_sleep: dmic02-sleep { + clk { + pins =3D "gpio8"; + function =3D "dmic2_clk"; + drive-strength =3D <2>; + bias-disable; + output-low; + }; + + data { + pins =3D "gpio9"; + function =3D "dmic2_data"; + drive-strength =3D <2>; + pull-down; + }; + }; + + rx_swr_active: rx-swr-active { + clk { + pins =3D "gpio3"; + function =3D "swr_rx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data { + pins =3D "gpio4", "gpio5"; + function =3D "swr_rx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + rx_swr_sleep: rx-swr-sleep { + clk { + pins =3D "gpio3"; + function =3D "swr_rx_clk"; + drive-strength =3D <2>; + input-enable; + bias-pull-down; + }; + + data { + pins =3D "gpio4", "gpio5"; + function =3D "swr_rx_data"; + drive-strength =3D <2>; + input-enable; + bias-pull-down; + }; + }; + + tx_swr_active: tx-swr-active { + clk { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-disable; + }; + + data { + pins =3D "gpio1", "gpio2", "gpio14"; + function =3D "swr_tx_data"; + drive-strength =3D <2>; + slew-rate =3D <1>; + bias-bus-hold; + }; + }; + + tx_swr_sleep: tx-swr-sleep { + clk { + pins =3D "gpio0"; + function =3D "swr_tx_clk"; + drive-strength =3D <2>; + input-enable; + bias-pull-down; + }; + + data { + pins =3D "gpio1", "gpio2", "gpio14"; + function =3D "swr_tx_data"; + drive-strength =3D <2>; + input-enable; + bias-bus-hold; + }; + }; + }; + gpu: gpu@3d00000 { compatible =3D "qcom,adreno-635.0", "qcom,adreno"; reg =3D <0 0x03d00000 0 0x40000>, --=20 2.7.4