From nobody Sun Feb 8 14:07:28 2026 Received: from mail-pg1-f178.google.com (mail-pg1-f178.google.com [209.85.215.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C655220F25; Wed, 14 May 2025 15:16:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747235798; cv=none; b=aX/6vsddU1dugp5782C/OVZvWOsUkvxEbeD29VwsNDksfQVTJZALUCQ3VxeNLTB9Pka8tnwqHqmZrYkX+S464XmskRXlg8A46efW+3LMKysn/FKdx5uk5FJuTiffzxV1kUhthAseDwqaNJ2HVFnW/Phhgbp25gJfYoSrHXFbr7M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747235798; c=relaxed/simple; bh=kQjQhE4o9s/LfOXlkmeinIXWtrbNV/gAXLMomZ6/PG8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kzNpojQx8Ay2/20G1ZQfV0ZZ2ayq08Il6gAS1rbF3WUwh+x7fsehEs6EQa3ryX7GIABUz7mNPtvBkxDP5t07PAHkBcAF0XF1PwUNpXLo0lkZ3VNFyOJ5J3Wdv9bSvFh+zkXGAspzU8H/XhS00+igRaG2GDtJIWkS1nXaC4tuMqU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BSP7qyqg; arc=none smtp.client-ip=209.85.215.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BSP7qyqg" Received: by mail-pg1-f178.google.com with SMTP id 41be03b00d2f7-b26c5fd40a9so783337a12.1; Wed, 14 May 2025 08:16:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1747235795; x=1747840595; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aSNshIEpt+vTNZ0iI7OJc3q9DGe0ixa+1zHMIDR3V6c=; b=BSP7qyqg5GfQi8pjdqyBRO6HisIskMW54DbQebaDazAh1nBEmzLzkYjTlHiED27wsj zXE7K7CzNUHAsfGSnEXIXkPcr3t7fPfGhmV84Q+kZc/JE8jkB6l8JywgB6TVX4FUbwwg HMbAFA7qh7alJhYa1TULhX2KlyADw/aSweLRX6zlZqkN2jDVGXo1ku/LtF1zY3HHdxyA 86PQkFh08Lub/iBoY5fO3c7bZYV49IKfRn4TMbKfM57FbRcg6gJsf4eo++vUGjDoNQ/k /l5/cqclVHh+FxeOJ30CW1ymkPRwcSyf6VEaHz9u7AGIpTIHpGrMHdiqxGMS9OpLNWfS m4ng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747235795; x=1747840595; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=aSNshIEpt+vTNZ0iI7OJc3q9DGe0ixa+1zHMIDR3V6c=; b=g31Bsf4wPadIHfIsptxneR5ELW1rN7wkep13v2Ae+xt8Abvwr6wPQgPMtlc2CtvAoK sBg1TgHzFNu6jEIkvxiiJtlShsZUhCBu4Bsn34D6GkR3JOnDRmxk74wFV8H1MsSv99rc 1KLgVnnDrcj1o+Ao0j28IpuuA3lZGNZlqjYibk28xB6lU7rOfeUqb94wBKtqHSRuP79N FwUBaNwM+MU96+ZkZJVVchQhR89ft7gUVkPbPnL2eMAUbAcfrSqwF9vl74N02ifBDzbu 4jJbfhvamv8Q5mOSvEWQGFxCUebuofn3swJTUav2OH1i/bK+ms5r2wVZ/vLun1tpjdGg C+mQ== X-Forwarded-Encrypted: i=1; AJvYcCWy0BZoaHLVte6jdJzF/RZIDcpb4NO9pZwWk22eHMYY7erojQZohpOpY3re25YQer+sKDOFyUHm0RbfpuU=@vger.kernel.org X-Gm-Message-State: AOJu0YyDaF0NbAvcv9wD38gsvDOCnPGhyaP30d4RJId/VeBzorR837II C7xzxVrFIm530DQD+p3m/BWgTSji+HfSUFg021B+Ng6PUel0eK8Ds3BuoKiE2Xe8Pw== X-Gm-Gg: ASbGnct3KAz/nL3W4Si6By0mpbD5GRXw99S9ZQB01LBvXLXvIXIy4CBJ+x15wsZBWJs uOfkSKjc8es1EK0KLWxKEelR+sT75o543kL6EuHHdbUK8qQK/RyMO8STVcz4moFYoDcG8ElDtuD mQDV2NZkVmxvIFc6enheuoFEpqixbleaBwjQC1ejS7lc9QNXmEAQditRz/888c8lfnPWCzrzGJe ymA6dDSaZqUIqyTLwaM+Y9/SM6yDWN/9FfqNBC/KXEouh4LGO8qZ9cCogzBi7+XrimM0vKjmbuA PiSV61TJzjqEhUXNrCb79BDT0KLocaN0+/28ed1IXvmOP8/eUjbPey9yo1IaYg== X-Google-Smtp-Source: AGHT+IF1o8jBmrhnpa1/qEJx34l0Eeelr8gGTDl0Wl9z0XMZh2PZTHOtD360cJa9S7hmGWNdbhjaSw== X-Received: by 2002:a17:903:3c26:b0:215:58be:334e with SMTP id d9443c01a7336-23197f3877emr60300035ad.10.1747235794425; Wed, 14 May 2025 08:16:34 -0700 (PDT) Received: from localhost.localdomain ([119.8.44.69]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22fc75468besm100576155ad.3.2025.05.14.08.16.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 14 May 2025 08:16:34 -0700 (PDT) From: Han Gao To: devicetree@vger.kernel.org Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Chen Wang , Inochi Amaoto , Han Gao , linux-riscv@lists.infradead.org, sophgo@lists.linux.dev, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/3] riscv: dts: sophgo: add ziccrse for sg2042 Date: Wed, 14 May 2025 23:15:51 +0800 Message-ID: <158b561a96e12c1d45a6b96d2039e03448ebea62.1747235487.git.rabenda.cn@gmail.com> X-Mailer: git-send-email 2.47.2 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" sg2042 support Ziccrse ISA extension [1]. Link: https://lore.kernel.org/all/20241103145153.105097-12-alexghiti@rivosi= nc.com/ [1] Signed-off-by: Han Gao --- arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi | 320 ++++++++++++-------- 1 file changed, 192 insertions(+), 128 deletions(-) diff --git a/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi b/arch/riscv/boot/= dts/sophgo/sg2042-cpus.dtsi index dcc984965b6b..f483f62ab0c4 100644 --- a/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi +++ b/arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi @@ -259,8 +259,9 @@ cpu0: cpu@0 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <0>; i-cache-block-size =3D <64>; @@ -285,8 +286,9 @@ cpu1: cpu@1 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <1>; i-cache-block-size =3D <64>; @@ -311,8 +313,9 @@ cpu2: cpu@2 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <2>; i-cache-block-size =3D <64>; @@ -337,8 +340,9 @@ cpu3: cpu@3 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <3>; i-cache-block-size =3D <64>; @@ -363,8 +367,9 @@ cpu4: cpu@4 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <4>; i-cache-block-size =3D <64>; @@ -389,8 +394,9 @@ cpu5: cpu@5 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <5>; i-cache-block-size =3D <64>; @@ -415,8 +421,9 @@ cpu6: cpu@6 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <6>; i-cache-block-size =3D <64>; @@ -441,8 +448,9 @@ cpu7: cpu@7 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <7>; i-cache-block-size =3D <64>; @@ -467,8 +475,9 @@ cpu8: cpu@8 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <8>; i-cache-block-size =3D <64>; @@ -493,8 +502,9 @@ cpu9: cpu@9 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <9>; i-cache-block-size =3D <64>; @@ -519,8 +529,9 @@ cpu10: cpu@10 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <10>; i-cache-block-size =3D <64>; @@ -545,8 +556,9 @@ cpu11: cpu@11 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <11>; i-cache-block-size =3D <64>; @@ -571,8 +583,9 @@ cpu12: cpu@12 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <12>; i-cache-block-size =3D <64>; @@ -597,8 +610,9 @@ cpu13: cpu@13 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <13>; i-cache-block-size =3D <64>; @@ -623,8 +637,9 @@ cpu14: cpu@14 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <14>; i-cache-block-size =3D <64>; @@ -649,8 +664,9 @@ cpu15: cpu@15 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <15>; i-cache-block-size =3D <64>; @@ -675,8 +691,9 @@ cpu16: cpu@16 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <16>; i-cache-block-size =3D <64>; @@ -701,8 +718,9 @@ cpu17: cpu@17 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <17>; i-cache-block-size =3D <64>; @@ -727,8 +745,9 @@ cpu18: cpu@18 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <18>; i-cache-block-size =3D <64>; @@ -753,8 +772,9 @@ cpu19: cpu@19 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <19>; i-cache-block-size =3D <64>; @@ -779,8 +799,9 @@ cpu20: cpu@20 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <20>; i-cache-block-size =3D <64>; @@ -805,8 +826,9 @@ cpu21: cpu@21 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <21>; i-cache-block-size =3D <64>; @@ -831,8 +853,9 @@ cpu22: cpu@22 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <22>; i-cache-block-size =3D <64>; @@ -857,8 +880,9 @@ cpu23: cpu@23 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <23>; i-cache-block-size =3D <64>; @@ -883,8 +907,9 @@ cpu24: cpu@24 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <24>; i-cache-block-size =3D <64>; @@ -909,8 +934,9 @@ cpu25: cpu@25 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <25>; i-cache-block-size =3D <64>; @@ -935,8 +961,9 @@ cpu26: cpu@26 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <26>; i-cache-block-size =3D <64>; @@ -961,8 +988,9 @@ cpu27: cpu@27 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <27>; i-cache-block-size =3D <64>; @@ -987,8 +1015,9 @@ cpu28: cpu@28 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <28>; i-cache-block-size =3D <64>; @@ -1013,8 +1042,9 @@ cpu29: cpu@29 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <29>; i-cache-block-size =3D <64>; @@ -1039,8 +1069,9 @@ cpu30: cpu@30 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <30>; i-cache-block-size =3D <64>; @@ -1065,8 +1096,9 @@ cpu31: cpu@31 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <31>; i-cache-block-size =3D <64>; @@ -1091,8 +1123,9 @@ cpu32: cpu@32 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <32>; i-cache-block-size =3D <64>; @@ -1117,8 +1150,9 @@ cpu33: cpu@33 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <33>; i-cache-block-size =3D <64>; @@ -1143,8 +1177,9 @@ cpu34: cpu@34 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <34>; i-cache-block-size =3D <64>; @@ -1169,8 +1204,9 @@ cpu35: cpu@35 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <35>; i-cache-block-size =3D <64>; @@ -1195,8 +1231,9 @@ cpu36: cpu@36 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <36>; i-cache-block-size =3D <64>; @@ -1221,8 +1258,9 @@ cpu37: cpu@37 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <37>; i-cache-block-size =3D <64>; @@ -1247,8 +1285,9 @@ cpu38: cpu@38 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <38>; i-cache-block-size =3D <64>; @@ -1273,8 +1312,9 @@ cpu39: cpu@39 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <39>; i-cache-block-size =3D <64>; @@ -1299,8 +1339,9 @@ cpu40: cpu@40 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <40>; i-cache-block-size =3D <64>; @@ -1325,8 +1366,9 @@ cpu41: cpu@41 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <41>; i-cache-block-size =3D <64>; @@ -1351,8 +1393,9 @@ cpu42: cpu@42 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <42>; i-cache-block-size =3D <64>; @@ -1377,8 +1420,9 @@ cpu43: cpu@43 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <43>; i-cache-block-size =3D <64>; @@ -1403,8 +1447,9 @@ cpu44: cpu@44 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <44>; i-cache-block-size =3D <64>; @@ -1429,8 +1474,9 @@ cpu45: cpu@45 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <45>; i-cache-block-size =3D <64>; @@ -1455,8 +1501,9 @@ cpu46: cpu@46 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <46>; i-cache-block-size =3D <64>; @@ -1481,8 +1528,9 @@ cpu47: cpu@47 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <47>; i-cache-block-size =3D <64>; @@ -1507,8 +1555,9 @@ cpu48: cpu@48 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <48>; i-cache-block-size =3D <64>; @@ -1533,8 +1582,9 @@ cpu49: cpu@49 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <49>; i-cache-block-size =3D <64>; @@ -1559,8 +1609,9 @@ cpu50: cpu@50 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <50>; i-cache-block-size =3D <64>; @@ -1585,8 +1636,9 @@ cpu51: cpu@51 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <51>; i-cache-block-size =3D <64>; @@ -1611,8 +1663,9 @@ cpu52: cpu@52 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <52>; i-cache-block-size =3D <64>; @@ -1637,8 +1690,9 @@ cpu53: cpu@53 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <53>; i-cache-block-size =3D <64>; @@ -1663,8 +1717,9 @@ cpu54: cpu@54 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <54>; i-cache-block-size =3D <64>; @@ -1689,8 +1744,9 @@ cpu55: cpu@55 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <55>; i-cache-block-size =3D <64>; @@ -1715,8 +1771,9 @@ cpu56: cpu@56 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <56>; i-cache-block-size =3D <64>; @@ -1741,8 +1798,9 @@ cpu57: cpu@57 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <57>; i-cache-block-size =3D <64>; @@ -1767,8 +1825,9 @@ cpu58: cpu@58 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <58>; i-cache-block-size =3D <64>; @@ -1793,8 +1852,9 @@ cpu59: cpu@59 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <59>; i-cache-block-size =3D <64>; @@ -1819,8 +1879,9 @@ cpu60: cpu@60 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <60>; i-cache-block-size =3D <64>; @@ -1845,8 +1906,9 @@ cpu61: cpu@61 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <61>; i-cache-block-size =3D <64>; @@ -1871,8 +1933,9 @@ cpu62: cpu@62 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <62>; i-cache-block-size =3D <64>; @@ -1897,8 +1960,9 @@ cpu63: cpu@63 { riscv,isa =3D "rv64imafdc"; riscv,isa-base =3D "rv64i"; riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", - "zicntr", "zicsr", "zifencei", - "zihpm", "xtheadvector"; + "ziccrse", "zicntr", "zicsr", + "zifencei", "zihpm", + "xtheadvector"; thead,vlenb =3D <16>; reg =3D <63>; i-cache-block-size =3D <64>; --=20 2.47.2