From nobody Mon Feb 9 05:20:14 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C0EC6296BA5 for ; Fri, 30 Jan 2026 13:19:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769779200; cv=none; b=WLk+3SVrHNjy3Ev7dResDjPZwAsW0Sy+DHgPkVvl8oUFbuBT5n/9CWUfuE8nGlse/a3V27xxH4vGlTVqZ7X7OxU6dyu9fOfw92w6GWiFU7f9BxmJFdkicbaCDt7t/NLfg0+TCS5h+/PeQMcvalounKruRw2U9ANeodKaGe4cg94= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769779200; c=relaxed/simple; bh=lyq2+FgR/1ySLRVYYvLqN0e5dDkbuV/hAjk2MnK+D1w=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=hIqThuA8uSVcGEpOzuzv07fk9B476h3OKz73inre9iHLi59IPBuyeKukQQqXP/EPchZ4dt1Tsi09C+y+irVhoPztsZ/Z/O3wnueF7cu9f7X4cMuspA852CCIObyZA8hdHMGyW+544m11UygkO6D8mP5OpyKyVRUpQgrSrpi0GSc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mmmNvDKw; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mmmNvDKw" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-4805ef35864so18108555e9.0 for ; Fri, 30 Jan 2026 05:19:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1769779196; x=1770383996; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=7iqxSFKMNDlzFewoVPAW0lYx5PILeCQdoigY8yMUaRo=; b=mmmNvDKwQig3TtC8OSe01sII0wGg3OoI/ltCGexA0Dv4NbIM68pYOcRdkSOHyeyEVZ qfiCOhkh+VTTKOer3QCtCANCtpAj7lwHoqROHB15Hu2zIIwDfeZvV++QCPmHC6xbJn0y TO/htetdbOEVeeZ+fz8v4rDfnN76XpkPTWU1Hr+Tu+ZrgLIOsp+oB0InsHx/fuiE91KX 3fHhHyHDzO7kXy7hAcPXBm7FlYyEW5+rl1JcML6puRZfo4BPhNLk7ivcMjc24hY+hAzJ Xo21AFwKOQoc8N5nlmy+QzblHoHpMWbEPn83iTq+95zFqUzUql6e3ZohxyG+9g4uVms5 C0jg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769779196; x=1770383996; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7iqxSFKMNDlzFewoVPAW0lYx5PILeCQdoigY8yMUaRo=; b=YDeBHPJuem7LxtjbeXSRl9UUVs8bfXXzQdVINvDuWA1V6UURHYNPxavxvfCfYQojkF q0M7V2dDRk3HxHl3t2cOwhemPGM2pyZ/EvKzEY8sthNaoJ/PwinyhbtgJliXK2wsYtx8 jh7caGNMtidPb2qVVtY6EDt4TNQJF+CYIt06eFTD6xv8Ezf5aO9YkqrdK6tNf+JHk3Dc nqLmp3FTt2KvseE7UoIP7QqCF1c+s7CibH1BHRfwYYuayoVemWwdU3q1M7c4BsH8kg+A mnB7/Yl4LDgdZvn1TGPvY7jowNnSDjdJR6/S3/A6uyv7dZFdTVnLX9Hmcfbvsa8+i1Ky 1A2w== X-Forwarded-Encrypted: i=1; AJvYcCUajutedIkf0xgevl5nj2HrBUmwP/qVrHILYRm0Lv5u/k6Ja9+StAeu70Yt3F9oM5J/aTx2OfDZULDVgp4=@vger.kernel.org X-Gm-Message-State: AOJu0YyWZ3Ar6j7MKcC0md9wCfM3ZSN6qoGGzMI0HYaxSiorDJNjOGnL /in0U+oFx6gsqq3NxWLYlJmZBpahc2xrv5cJrCJBmeF7ofowo/3l024iMp9RhbABbLo= X-Gm-Gg: AZuq6aKMqm2gY8/fdV8WJbInfzaGmtLJ6peBGDkHEprb4ptOhvEwnv6y2HOStZB0Gus hlld65gipc8h7yCIrcf6jA6eg78xzmZCwiTito4r8/aNDI28qB3AfN9dk/Z8zSaa3RAEaek3Y20 3zEuBs1gJMdGgoeCjzC5gSXtWBeDsQRdu4E4Xjmvod2LqBB8ZEIXjX/2QIfJnWycn8FVe3kXsJb tCGAPmmyTS0p/RDGHFA5Bwc2aAskgSOn21Pp7CjyAqe7OSyR+rm+TQZuB5C4dQUC6JVOzzHySTy uCJ2S/JGXDP8/TTJulLMprMvSx2PWiA67k+UqNIVMiT40cr8x+SGES0E/e0FRA/S9qT0xrQWjZK Tfe202n7iYsl9mnRImv0A1pgZ1AIKBnp60DB/t34Iwrd9sRMns4URpBx4WeHY00Deup5dtO11xt GxEX9DPITBHtL0LgUR X-Received: by 2002:a05:600c:1f8e:b0:480:1e8f:d15f with SMTP id 5b1f17b1804b1-482db447b14mr34825915e9.2.1769779196189; Fri, 30 Jan 2026 05:19:56 -0800 (PST) Received: from localhost ([196.207.164.177]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-435e132303fsm22863188f8f.36.2026.01.30.05.19.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 Jan 2026 05:19:55 -0800 (PST) Date: Fri, 30 Jan 2026 16:19:52 +0300 From: Dan Carpenter To: Chester Lin Cc: Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Frank Li , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linaro-s32@linaro.org, netdev@vger.kernel.org Subject: [PATCH v6 3/3] dts: s32g: Add GPR syscon region Message-ID: <0e922537c02d1c47734142090f98eb78e921ed34.1769764941.git.dan.carpenter@linaro.org> References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the GPR syscon region for the s32 chipset. Signed-off-by: Dan Carpenter --- v6: no change v5: no change v4: no change v3: no change v2: Remove #address-cells and #size-cells arch/arm64/boot/dts/freescale/s32g2.dtsi | 6 ++++++ arch/arm64/boot/dts/freescale/s32g3.dtsi | 6 ++++++ 2 files changed, 12 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/s32g2.dtsi b/arch/arm64/boot/dts= /freescale/s32g2.dtsi index 51d00dac12de..b954952d962b 100644 --- a/arch/arm64/boot/dts/freescale/s32g2.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g2.dtsi @@ -325,6 +325,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g2-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -731,6 +736,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; diff --git a/arch/arm64/boot/dts/freescale/s32g3.dtsi b/arch/arm64/boot/dts= /freescale/s32g3.dtsi index e314f3c7d61d..be03db737384 100644 --- a/arch/arm64/boot/dts/freescale/s32g3.dtsi +++ b/arch/arm64/boot/dts/freescale/s32g3.dtsi @@ -383,6 +383,11 @@ usdhc0-200mhz-grp4 { }; }; =20 + gpr: syscon@4007c000 { + compatible =3D "nxp,s32g3-gpr", "syscon"; + reg =3D <0x4007c000 0x3000>; + }; + ocotp: nvmem@400a4000 { compatible =3D "nxp,s32g3-ocotp", "nxp,s32g2-ocotp"; reg =3D <0x400a4000 0x400>; @@ -808,6 +813,7 @@ gmac0: ethernet@4033c000 { compatible =3D "nxp,s32g2-dwmac"; reg =3D <0x4033c000 0x2000>, /* gmac IP */ <0x4007c004 0x4>; /* GMAC_0_CTRL_STS */ + nxp,phy-sel =3D <&gpr 0x4>; interrupt-parent =3D <&gic>; interrupts =3D ; interrupt-names =3D "macirq"; --=20 2.51.0