From nobody Tue Feb 10 21:40:09 2026 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A068033DEE2 for ; Thu, 29 Jan 2026 10:16:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769681819; cv=none; b=F5UykfeM4rMcFS7MxbBimcYQS6kMu3MjXZFvfowkgxYYUqH76q2iO9KSrAz7cn4CfZehdVz4Vyx1rS5CDEtBzeUVFYuNGtXny/nsnZZ4HGkhfmnYz2wQ3phWPu7yx7PsxuSIpd4IhdiL6+aQ4E3h8RBVvh7K8NBySQNJWFsn76k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769681819; c=relaxed/simple; bh=9736Q1c5UPkbPCgTxA+3Cri6nfDIyGp2aLifbmZ9cpk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bGKrM5013LFExnNr9ifyit4ndv5cUDoJxBEyyNsjkWMD49OeYmsaKiklGs83eTC/bDrImLqi9G+VGLQ3SlBuNChhJr5M0Ay4eWARQ3gieXyrEVhGM1SHRpHclLY9mGjwqyYxlIaIfm2UGihyRwkofKX+0t6B6I+NKdx4I1U5aJk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SZLyk8DX; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SZLyk8DX" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-4806dffc64cso5783905e9.1 for ; Thu, 29 Jan 2026 02:16:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769681814; x=1770286614; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=pNHC7BZwLEWIAkvOqNMf9oTfVeweCY3nyHbRwQRrLe0=; b=SZLyk8DX9IO/nGI0mmse6ZDGG46hiT9WDd9A4mbXEfxu3sjBUdRmstuWQj1WR+csgn g+HsMXoYpMNdMTVLxMJk/A5nsBUv5hwu+Prsghzr25Y7sKz5TAyASnPL0y+4mmifM6QY GIEkhSJbwoKfly55uIB14E9cKu7XnDtjCgwUYFZDHmmQxRPVB4KI+qOwGUVzqJ5u5907 6iuvlA0/NtjJHFDyEo1K4hePachJBuo5q3a+yefPi1htJMTPoiw4i1QVsdZWvHXjHgPU MtD9ri4KdMWujWYsygoBulT5Rail6W/eA62M9nNFr0L+z+1TMGpnP4Q/oBqBBsaITpBF Y6GA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769681814; x=1770286614; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=pNHC7BZwLEWIAkvOqNMf9oTfVeweCY3nyHbRwQRrLe0=; b=B199SljSeC9YzvJ8izMdV7ziJ/BWYT0n39FXOQbjYaFcS+cTINZg+Ly8JlyHsl72RI 3TGksir/j9shVIWa4IDpw5qTNcU8NmbeA3wwSWUDhD1Sf38RCHcjbTqChQV82XyvZvOr 242pofsOruT9K6taaxUSWVqOJGpw5Ci0v5y1kkPNSsVN7JUuXr6fH0y9O79XTIjLbMzC QtJVPtyW29yL2vrnTcrGl6wmncNm5GTEQIQQejPaN+WkrFTFW9dwtxaTWj7xvVhtTzYD uyERfVDYT1oo4YelByhFaiiHvZAy21ruF/PYVJef66+yWKo/zJ2ARaYfOP+7SM0ACamY YoEw== X-Forwarded-Encrypted: i=1; AJvYcCVbFJn27y2dEYHar1rpTA0sUP4NOl3TiMCGEeZo4mqzdBl7IQ9UEAJlhXhy8iJmIbfzDcMeEXzaaj2qB1A=@vger.kernel.org X-Gm-Message-State: AOJu0YychJMgNFxqR0sQV1qusyLTJVEJWBqOKh8LFxvwd7OZQ6Ij5w6I 2HJWK9AkSKtU4p+uB586AqoBfa7QlSkhTYhbKaEIgAgxYpgCeylmo2dV X-Gm-Gg: AZuq6aI+a2yjrGSYqXICmpweCrt2kKSjK0/6qBY+zHS8nmGilnFkB9uUJgnbrxSO1tE xvWV4AkF9bxjbF7PkvLJajpcis3nqPqWjLr6/fnm013aEwHiRafzQkf3G2JlIMHW9B/lnruvoa7 5p1HaG158VealiV9ZNHM5Ud5TCfeiSyl0caQkaHZHDPfF75FS4GTHrLag6Ef+r7lDkAiPrwtSm6 GP45a5+C3P4eIJHliCcQLn/0NssGZWEwOTh/KvCoR2KYYbpQRYYJ0DOVF/HWZAHNc9Jc0evS96L xind6fNnxBr6F+q2fQLCS1AGD56V6sAXY5BIMlhNhvP7ia764lGf4mGzRvHhlIEutG8/UBbP8or SJS03z09Sgh+i/VhtoE5xJiPkPvDDCg2/H6oyfw71G7j2y7FcC9AbFO7nIdUKRxgbdTOdoBV2w3 D4IPoQQyBM7Nx8pQm0 X-Received: by 2002:a05:600c:c0dc:b0:480:4ae2:def1 with SMTP id 5b1f17b1804b1-4806c00c0e0mr86656865e9.13.1769681813615; Thu, 29 Jan 2026 02:16:53 -0800 (PST) Received: from biju.lan ([2a00:23c4:a758:8a01:5792:2065:403:a80b]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-48066be77b5sm178642065e9.2.2026.01.29.02.16.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Jan 2026 02:16:53 -0800 (PST) From: Biju X-Google-Original-From: Biju To: biju.das.au@gmail.com Cc: linux-renesas-soc@vger.kernel.org, biju.das.jz@bp.renesas.com, Geert Uytterhoeven , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Magnus Damm , Michael Turquette , Stephen Boyd , Lad Prabhakar , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH RESEND 5/9] pinctrl: renesas: rzg2l: Add OEN support for RZ/G3L Date: Thu, 29 Jan 2026 10:16:40 +0000 Message-ID: <03791e2cdc6b2da9a791b4a66b46b13d7c252bad.1769681553.git.biju.das.jz@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: References: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Biju Das Add support for configuring the ETH_MODE register on the RZ/G3L SoC to enable output-enable control for specific pins. On this SoC, certain pins such as P{B,E}1_ISO need to support switching between input and output modes depending on the PHY interface mode (e.g., RMII vs RGMII). This functionality maps to the 'output-enable' property in the device tree and requires explicit control via the ETH_MODE register. Signed-off-by: Biju Das --- drivers/pinctrl/renesas/pinctrl-rzg2l.c | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/rene= sas/pinctrl-rzg2l.c index cf7f9c2e37f8..5e3e56e32cea 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -1198,6 +1198,23 @@ static int rzg2l_write_oen(struct rzg2l_pinctrl *pct= rl, unsigned int _pin, u8 oe return 0; } =20 +static int rzg3l_pin_to_oen_bit(struct rzg2l_pinctrl *pctrl, unsigned int = _pin) +{ + u64 *pin_data =3D pctrl->desc.pins[_pin].drv_data; + u8 port, pin; + + if (*pin_data & RZG2L_SINGLE_PIN) + return -EINVAL; + + pin =3D RZG2L_PIN_ID_TO_PIN(_pin); + if (pin !=3D pctrl->data->hwcfg->oen_max_pin) + return -EINVAL; + + port =3D RZG2L_PIN_ID_TO_PORT(_pin); + + return (port =3D=3D pctrl->data->hwcfg->oen_max_port) ? 1 : 0; +} + static int rzg3s_pin_to_oen_bit(struct rzg2l_pinctrl *pctrl, unsigned int = _pin) { u64 *pin_data =3D pctrl->desc.pins[_pin].drv_data; --=20 2.43.0