From nobody Tue Feb 10 04:12:16 2026 Received: from BEUP281CU002.outbound.protection.outlook.com (mail-germanynorthazon11020112.outbound.protection.outlook.com [52.101.169.112]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D09C255F5F; Mon, 12 May 2025 22:06:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.169.112 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747087571; cv=fail; b=O6uL63w1/jD+lwZ6ryn5gWqUEc17WJ00ZgneuBSxQm6ZTP1r6kHp4fclRTtO/DHilNfVK+OHGVkJSdnbVRvd7C65D9RBAISh+HnyxbCYKMqkkBmD+3408msBTlV6hE2sUQ/sRHJPLOgs7CQvO+nqjAV9+Qh0p5SiCfZrDOMwYNU= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747087571; c=relaxed/simple; bh=qLVPo3PcSlAenO8RUlG7dfqSXepdL6BsG4wayfx4MFc=; h=From:To:Subject:Date:Message-ID:References:In-Reply-To: Content-Type:MIME-Version; b=PLd9yw9Boa2X76PvoWDgUJHzneCCnGAeyWbWA6WjzEOQvtmhR5r0EOftS032kw81+yRW6PoQfrjD/5GTeVg+94eQZhjiLi9r8qhBMcDBGLBSI8zH6wDK0+Uo7dMMT0qELHXDkAjMEQoKYnZ8GU+GqQxOCqzd639RC90LGBlDMnY= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com; spf=pass smtp.mailfrom=adtran.com; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b=Xb+4ukls; arc=fail smtp.client-ip=52.101.169.112 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=adtran.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=adtran.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=adtran.com header.i=@adtran.com header.b="Xb+4ukls" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=SHsXlxXtMJL2MBj9L2Tr3xNYLKasR1IMbzvRnDne2nonguyuH37FDy2mh198jceM9hMkRCfTXco1kpBzVKZo4F8d6jOTNP6hBi4eKzx1J/45TtUyUaMfncKWp7vf41ZEgey3ZzagTABWBM8KLctg0KltU58Zup5duLJccakgWT9rH6XGZhe1F0m0lTPTXMBCoa3ciej/NnR+YDz6IiYDzCW1G4KQedL8jWgklg8cVi0wIMZwVv04sL7cchnLdtfR2zdLBwEhNj5nvJgFTR1JQqO1Q7lL3rRIHEvV7eDmVU7MD3qj3jptYf5GCosGp96hDjJdlRDuflupjP/X4J8aqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qLVPo3PcSlAenO8RUlG7dfqSXepdL6BsG4wayfx4MFc=; b=XfisgQi4HlPwl0TA6CeDqxkSgtaH5MmB23yGkhFLyOuROjOOvvDQ83WpMp38ZjnZYqvkZNKuFHSum9HVlimn20BoocXAFrkRWdWo8hRKf3DUa/R5uUQb/4MJPD5PEQv4N/rq93K65HTnoBcFhtINbC/SzmPzQPb/Q2ISElX3ylqbFKKbct+u/L7kJxG+zRgfoMvO79A9Umu2vHG0IpzgzIPxh2GBNGyki/S6NO7Duc5Ia69KCwkP97Iji83MVKZVQTfQxWCaDHaWOzXq3uMbvIO3lxsxDKAWg9YIHWkozcNXoOZer70gGi0zyB+KKSYLGXJ3Iv/61ROvYo3TSxTjGQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=adtran.com; dmarc=pass action=none header.from=adtran.com; dkim=pass header.d=adtran.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=adtran.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qLVPo3PcSlAenO8RUlG7dfqSXepdL6BsG4wayfx4MFc=; b=Xb+4uklsEoC9Gbe1QnwrWR2M7JeF0bN0cTg/uBh8FngSjZrlskkB3BLed9zoc6fEt03MqN5slbKaDoWU/lt/RGYUlyZ+58PgRD5ECBKN+vaGwJszgLqprKms2oF6m1O51t0LkKLFn2q4/ITeHI7p3nRwN7LLqLC1GDB79UfiTv4= Received: from FRYP281MB2224.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10:43::5) by BEYP281MB3892.DEUP281.PROD.OUTLOOK.COM (2603:10a6:b10:b7::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8722.30; Mon, 12 May 2025 22:06:06 +0000 Received: from FRYP281MB2224.DEUP281.PROD.OUTLOOK.COM ([fe80::8232:294d:6d45:7192]) by FRYP281MB2224.DEUP281.PROD.OUTLOOK.COM ([fe80::8232:294d:6d45:7192%5]) with mapi id 15.20.8722.027; Mon, 12 May 2025 22:06:06 +0000 From: Piotr Kubik To: Oleksij Rempel , Kory Maincent , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , "netdev@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH net-next 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Topic: [PATCH net-next 2/2] net: pse-pd: Add Si3474 PSE controller driver Thread-Index: AQHbw4oO5pJCJlbGe02pmebo//HQpA== Date: Mon, 12 May 2025 22:06:06 +0000 Message-ID: <036e6a6c-ba45-4288-bc2a-9fd8d860ade6@adtran.com> References: In-Reply-To: Accept-Language: pl-PL, en-US Content-Language: pl-PL X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=adtran.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: FRYP281MB2224:EE_|BEYP281MB3892:EE_ x-ms-office365-filtering-correlation-id: 4b13a29a-b5e7-4654-a24b-08dd91a13178 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230040|1800799024|366016|376014|7416014|921020|38070700018; x-microsoft-antispam-message-info: =?utf-8?B?S3JqbmJCOGI5azVpUHUzcjduOUJMQ2lYMytKbkNiZWtiUUxaZmE2bUMyTHRi?= =?utf-8?B?OGRhdlU5R2U1ZFEwbVpXZXo5ZFV2SEJHRnlJZkxhcnBtWkF1QXYzaDR0TTdv?= =?utf-8?B?bEp4LzlDNXdoaHhwb0o1VTJ1T0hlcElvTklReXdSbUFaelRnWm1vbGNOaFE2?= =?utf-8?B?dFdoakJMbjBmWmpFUWp5WXMwMnNFQU5nSVJxTndYU1VQYW5OWFdvUk5VTDhM?= =?utf-8?B?QXk2OU1lZWJ1ZTg3VnBOWjRjUCtmMk5LQXBCd0FNeXZIYXZPRGNCS0E1ZElN?= =?utf-8?B?ZWpMbHNvOFJ2b0JmOHVhcHBYMlBRSXp0RW5LVDFzUGx2Z2VJLzdBeEt1bys1?= =?utf-8?B?SFdKVEVqaU1pc2x0MXZjSk0wbEc0M2tyTWwxM2JOU1RaT2k0Unpya0dxZnRO?= =?utf-8?B?STVFYjI0WThUK0l3SzdxRjh0bWpzUFFVb1pySzNRblZ1T0RucEp5K0dXdHdv?= =?utf-8?B?SzloV1BMeStmNng1WTREQUVmcjVqMi96b0FmL05JNjFsblBralVNVWdmOUJW?= =?utf-8?B?UnEycU92T2NBZUFJT25qMUpyVzhObW1uTEtFK3VoRHI3YXdxaXFQWTg2Ykhw?= =?utf-8?B?VkVud09IOS9WaUVabklpSHJQY1hUQVc2U0V6Z1FXYTBNbkNtYkVQcWlHTGs3?= =?utf-8?B?QXF3NG8zWXVYTS8zUmFXb1RBdlFyS0ZDaE4wVmE0RGNMc2puKzgwMGtZbkNF?= =?utf-8?B?VGgvWnJicGxPTDRVK2dzWmN3ODhyT0lsOHhZOFdtbmxzczdMZTdUdVJDQWRY?= =?utf-8?B?bE96L1k3TU1EVGcxWEZtaTZFaTJlRDJVWk8zSlE4MVc1RlUxMGd3NVA0Vysy?= =?utf-8?B?SEQ3V1YwSitWZjFkNFNEUzNWNVlmSnFYanVoSE5ndjIyeE1aSTQ5YWFoVDdk?= =?utf-8?B?aXVNblJoRWdFQXE4cStUK0pCUllicXowUXJNMS9vcEVsWXdESEUyVVJHUFB6?= =?utf-8?B?UjJXb1Jla1FSWmFVbWlPd0hVT3hsemRITlN5dkZ1L0g0TlZMc3NLSDgvYWU2?= =?utf-8?B?MVRyUnBVZWhmcFZhOGhERUxEdXJYQXJKTjJuZGVSWENTREh0YlkwS0NiQ0Vp?= =?utf-8?B?Tnc1N252OHdmTEVkS0hxVFVDL05iOGhENG8rSkVWQ1R2dEgxbVVkWnVFRklS?= =?utf-8?B?L1dVSUlpNXRFaW53Nnh0Ti9qMW4xR2dSbFkwSk44NkhwQlAranY5ZTFzRlY3?= =?utf-8?B?Z1VHaFlqbkhlOFV6OW1DNzBOQVorTDdwU2FLcDd1T0V4ZE9FUmhKUXhiaDd1?= =?utf-8?B?dlN6ZFZXRFI4UFRZZWR5WGpia0xhNFlzakw4T09CVWlDY1Q3MDhtUWJ5RUkx?= =?utf-8?B?KzhVM0kzM00xSmVYOGd5SjNIVkFIWXZXa3hRY2l5dkNtYldQQW9OSmxwMkNS?= =?utf-8?B?Tk5CZUpDS0FJSDFRWHRINWRSUVR2Wlo3dXRZTXJ2bVBaRkhUV3B1L2dlandE?= =?utf-8?B?UVJKNjluWCt0bDltNU5rSjlUL3R0OElKRzVtRXRlSUdiNkhwVFV0L0txamlO?= =?utf-8?B?azJyRzRLUlVjZDdIbW9CeHFXTjk0aUFBQk9ucWdzSnRLSHMvSjhCQWpvaU5I?= =?utf-8?B?bnZyNlJFZ3NuTjRVRkxmeHA5a0JoTzZiOFppMjh3UDJHTnRDZWZyYnNSbmFD?= =?utf-8?B?OVJnZkN2bHVXNFptZzQwN0c2eHgyNW1UaWk3V1l2cEt1MmY5WXIrbFVvS1hU?= =?utf-8?B?SUtoaUtjY0M4TE51Nk9RTm1oQXE5SW9KcWpwYmtUVDNnWUtJeFlRM1c3S1Jw?= =?utf-8?B?WGFlNFRzRDB0MG93c3FRQ0xiQlBic2Q3eTQra29LTHBIbXltbVZXcXdNMGh4?= =?utf-8?B?RElXbndidWRmbmVWMUtDK1Y2bVNrbS83Qzlmcmt2SDV1SUVtSlhpbVdRdEg2?= =?utf-8?B?NHlTYURaYXNZaWk0NER6cmkyTVB3LzhBanhySnh4U1oycU5EN2RJamV2SGg3?= =?utf-8?B?dkN0S3gxYzFOSjlDbDMzU094aG5ldThZQjMvSHV1N040VzViSkRDUjYwekRy?= =?utf-8?Q?QBRpbHjHMILfiiGwT4A0n3z4Ti0hMI=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:FRYP281MB2224.DEUP281.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(366016)(376014)(7416014)(921020)(38070700018);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?YjJaMFptUWpPYUhPNjFhd0dzZ1VBek1xbTNlUFhSTmZxbXZKS05nQ0hRb2dF?= =?utf-8?B?V2IxMHJMbzltd1dlMWx4Si83K1o0Z0ZVbENKTWpaaGw3NXNtbkQwUG1CT0Rz?= =?utf-8?B?cWlKUllSNFN2RmMvT1hTVVNFNENZcDBJZGtNTHBJNTYwV0w2cUFEbnFmQ0d1?= =?utf-8?B?anVueUVrS1ZCOEVjQ0lZOXdEK21WTDh6Z1VieVcxd2JEL2VoekFHbkhUKzZQ?= =?utf-8?B?UExjUGJ4WHF5aEVrTzZTNHFRejh6dDFOY1h0dG1XamYvTGlVYXgrb1dYWE1m?= =?utf-8?B?OGRwZjAwVTFhdFRZMDJ4QW9lQjlPMjlvUW9XQnpvYm9Ca1NiNVJuWUowNXRD?= =?utf-8?B?eGpFZUQyVUduTHE3Um1EZ0dHWnczN29FZjc0V3RXVitXemtxNzBGenl5Ylll?= =?utf-8?B?aEZWdktrd2lKanJWV1pudmdNWUVseUpOcjlWaXNDLzZFajJBRmZtckN3eEtB?= =?utf-8?B?YWF1c0xJUUJEcUJOVTlEWi9zb3lIcy9jVHdnNk9kQ1BMT2ljS0RhbiszYTZF?= =?utf-8?B?TnFjL0ZycG0rNjZiZzNrNWV3V0VyaDhKaHV6VWQzNDljNGlsWkZheWpNRk93?= =?utf-8?B?SDR1c01FSm56dG9XRUl0cHRRS080U2JWenc4YlhCVmxQbFpjYzREOE1heFFx?= =?utf-8?B?a1NTVkVSRjRWbm5Pemgvd0ZPQVVqUStEdXFJMThnNTRtZGt5bTBMN1RWbHZv?= =?utf-8?B?TU1hY0E5cDYyM2ExMGk0UUlBY1RQUURhNURqNWpadis0UkdReEk4R1lLeGxX?= =?utf-8?B?RFZNUmdyQXlGeC96Z0crRGpHanZkSXNkZnZKZ29RRDlzcUpMY1RJRGo5Ty9Z?= =?utf-8?B?TGFmQnBMZEdsemJyT3RzT2tzcE1seitoc096b0c5V2pSaXZqd1hzcjJtSDVt?= =?utf-8?B?OEdWaGIzK3p6ZUxaQlUyeDFJVjgxR01YYi9OY3cxdzQwZGJUYlJEUjIrRys0?= =?utf-8?B?Vzd1ZSswR04zMXJJOUNLQTdxbHJQMWZOaklQa1BLVGR1bFpOamsrM1JYZFVW?= =?utf-8?B?Tml6NnRBcko0NXhrSTBVRHNpanF0dDBkQ1J3Q1NEbzFlNHFZUEVkU2ZON1lI?= =?utf-8?B?dEtEcE1KUHRVa2EzZjhtSHJZSlBOcVNpQ1JlOVZRUnZVbjRBNW95b2Z0bFZ6?= =?utf-8?B?K2FnYyt2bm95cGtha1ZtTzVqdlFOWVZKWUM3aEpiZjRLMUF4cnYxdW15a0E3?= =?utf-8?B?WEY4SzNmSlJnMXFpNW1HZUpGak85R3ZGZEg1OTFQRXBQK0hodjBLMHBYZzlo?= =?utf-8?B?RGlpMjgrNkdqNzFpZ3o3NWRVenBXWVNZaXRDSk5KaDgrUm1tYlM3MVFUbUdq?= =?utf-8?B?c09rSXhCZGpwK1c4SDU3TDdaeVltVlpuRGdBR1VjRjgwNkFOY0hSR3FFei9y?= =?utf-8?B?RTREWGtCNUlMcUdtaXV2OGcyMkZQbXoxNlUxU0I0YzRQZ0FITWRMTkF1TXcr?= =?utf-8?B?bm1oam1yK2hVR2puSDdEVHNlMnMxME5VM1VocVJvaU5Nck9vTGFaallCaHNN?= =?utf-8?B?YjhTem5WVkxtRkJlV1ovZWc1M0RUNHhHVUVWb2tuYUFwYWU0Nm9wb0lOQklR?= =?utf-8?B?cTBHNFJvUlU4Nk1jT3puUXJoWnk2NVNpdjl6WEZjdXE1dWVmL1gvdnlJMTcz?= =?utf-8?B?Yk1VN25IVHhrN1pjYzk0NmVSZjJBSlEwUElCYisvUEg0UDNmREppYVhmVkhJ?= =?utf-8?B?d2Y5MWd1Q0NxdlU5V2h1TmVWaFFBb04vbmpwdDlkZ3F1YnBGeTlWRlF1RDh1?= =?utf-8?B?amFZbDF2NlFyOFVadUFaTWlrZENtajM5QTdEcFlycUpkbm8rRnFXbktZM25m?= =?utf-8?B?UDgzSE1XKzY0YnZ5RDNoaUtFU1ZUaUY1dXYvd0thRGVjZmo3Rk9sZEpPRDhq?= =?utf-8?B?dmRLWW9XaTkwRW5TMUFHcE1YRmNCc09rR3o4Mjc3YmZBOHl3NHhmWlFtZ1JL?= =?utf-8?B?MUl4N2p1SkhFWEdQWDBuY0NDV1ZnL2Q5L0JrbVJUOUYxWllwbVZNQy9uUko1?= =?utf-8?B?QUpsRE8wb0dhamREZkZ2ZE0vUVlkM2pnalFYbmhpSnRqWEFhaURIWGpWTHQ1?= =?utf-8?B?akZKZVNmdTFOUUxjK1ZDSk5OZXQxY2pUM2pkRldUcEoyMVp2Z2lvOEkwS2tS?= =?utf-8?Q?ppcnl5ryN47Q7IRRQbnmJwNf5?= Content-Type: text/plain; charset="utf-8" Content-ID: Content-Transfer-Encoding: quoted-printable Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-OriginatorOrg: adtran.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: FRYP281MB2224.DEUP281.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-Network-Message-Id: 4b13a29a-b5e7-4654-a24b-08dd91a13178 X-MS-Exchange-CrossTenant-originalarrivaltime: 12 May 2025 22:06:06.1591 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 423946e4-28c0-4deb-904c-a4a4b174fb3f X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: Olflaag6ExIco37NXx1CP4Rjsk/PaDkeRYfkSJ68ZvBI5JXosj2qo3O8CYmkeY/s3VMpXO9tL6nQ90pDjuQPcQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BEYP281MB3892 From: Piotr Kubik Add a driver for the Skyworks Si3474 I2C Power Sourcing Equipment controller. Based on the TPS23881 driver code. Driver supports basic features of Si3474 IC: - get port status, - get port power, - get port voltage, - enable/disable port power. Only 4p configurations are supported at this moment. Signed-off-by: Piotr Kubik --- drivers/net/pse-pd/Kconfig | 10 + drivers/net/pse-pd/Makefile | 1 + drivers/net/pse-pd/si3474.c | 654 ++++++++++++++++++++++++++++++++++++ 3 files changed, 665 insertions(+) create mode 100644 drivers/net/pse-pd/si3474.c diff --git a/drivers/net/pse-pd/Kconfig b/drivers/net/pse-pd/Kconfig index 7fab916a7f46..d1b100eb8c52 100644 --- a/drivers/net/pse-pd/Kconfig +++ b/drivers/net/pse-pd/Kconfig @@ -32,6 +32,16 @@ config PSE_PD692X0 To compile this driver as a module, choose M here: the module will be called pd692x0. =20 +config PSE_SI3474 + tristate "Si3474 PSE controller" + depends on I2C + help + This module provides support for Si3474 regulator based Ethernet + Power Sourcing Equipment. + + To compile this driver as a module, choose M here: the + module will be called si3474. + config PSE_TPS23881 tristate "TPS23881 PSE controller" depends on I2C diff --git a/drivers/net/pse-pd/Makefile b/drivers/net/pse-pd/Makefile index 9d2898b36737..cc78f7ea7f5f 100644 --- a/drivers/net/pse-pd/Makefile +++ b/drivers/net/pse-pd/Makefile @@ -5,4 +5,5 @@ obj-$(CONFIG_PSE_CONTROLLER) +=3D pse_core.o =20 obj-$(CONFIG_PSE_REGULATOR) +=3D pse_regulator.o obj-$(CONFIG_PSE_PD692X0) +=3D pd692x0.o +obj-$(CONFIG_PSE_SI3474) +=3D si3474.o obj-$(CONFIG_PSE_TPS23881) +=3D tps23881.o diff --git a/drivers/net/pse-pd/si3474.c b/drivers/net/pse-pd/si3474.c new file mode 100644 index 000000000000..67f2070f21bb --- /dev/null +++ b/drivers/net/pse-pd/si3474.c @@ -0,0 +1,654 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Driver for the Skyworks Si3474 PoE PSE Controller + * + * Chip Architecture & Terminology: + * + * The Si3474 is a single-chip PoE PSE controller managing 8 physical power + * delivery channels. Internally, it's structured into two logical "Quads". + * + * Quad 0: Manages physical channels ('ports' in datasheet) 0, 1, 2, 3 + * Quad 1: Manages physical channels ('ports' in datasheet) 4, 5, 6, 7 + * + * Each Quad is accessed via a separate I2C address. The base address rang= e is + * set by hardware pins A1-A4, and the specific address selects Quad 0 (us= ually + * the lower/even address) or Quad 1 (usually the higher/odd address). + * See datasheet Table 2.2 for the address mapping. + * + * While the Quads manage channel-specific operations, the Si3474 package = has + * several resources shared across the entire chip: + * - Single RESETb input pin. + * - Single INTb output pin (signals interrupts from *either* Quad). + * - Single OSS input pin (Emergency Shutdown). + * - Global I2C Address (0x7F) used for firmware updates. + * - Global status monitoring (Temperature, VDD/VPWR Undervoltage Lockout). + * + * Driver Architecture: + * + * To handle the mix of per-Quad access and shared resources correctly, th= is + * driver treats the entire Si3474 package as one logical device. The driv= er + * instance associated with the primary I2C address (Quad 0) takes ownersh= ip. + * It discovers and manages the I2C client for the secondary address (Quad= 1). + * This primary instance handles shared resources like IRQ management and + * registers a single PSE controller device representing all logical PIs. + * Internal functions route I2C commands to the appropriate Quad's i2c_cli= ent + * based on the target channel or PI. + * + * Terminology Mapping: + * + * - "PI" (Power Interface): Refers to the logical PSE port as defined by + * IEEE 802.3 (typically corresponds to an RJ45 connector). This is the + * `id` (0-7) used in the pse_controller_ops. + * - "Channel": Refers to one of the 8 physical power control paths within + * the Si3474 chip itself (hardware channels 0-7). This terminology is + * used internally within the driver to avoid confusion with 'ports'. + * - "Quad": One of the two internal 4-channel management units within the + * Si3474, each accessed via its own I2C address. + * + * Relationship: + * - A 2-Pair PoE PI uses 1 Channel. + * - A 4-Pair PoE PI uses 2 Channels. + * + * ASCII Schematic: + * + * +-----------------------------------------------------+ + * | Si3474 Chip | + * | | + * | +---------------------+ +---------------------+ | + * | | Quad 0 | | Quad 1 | | + * | | Channels 0, 1, 2, 3 | | Channels 4, 5, 6, 7 | | + * | +----------^----------+ +-------^-------------+ | + * | I2C Addr 0 | | I2C Addr 1 | + * | +------------------------+ | + * | (Primary Driver Instance) (Managed by Primary) | + * | | + * | Shared Resources (affect whole chip): | + * | - Single INTb Output -> Handled by Primary | + * | - Single RESETb Input | + * | - Single OSS Input -> Handled by Primary | + * | - Global I2C Addr (0x7F) for Firmware Update | + * | - Global Status (Temp, VDD/VPWR UVLO) | + * +-----------------------------------------------------+ + * | | | | | | | | + * Ch0 Ch1 Ch2 Ch3 Ch4 Ch5 Ch6 Ch7 (Physical Channels) + * + * Example Mapping (Logical PI to Physical Channel(s)): + * * 2-Pair Mode (8 PIs): + * PI 0 -> Ch 0 + * PI 1 -> Ch 1 + * ... + * PI 7 -> Ch 7 + * * 4-Pair Mode (4 PIs): + * PI 0 -> Ch 0 + Ch 1 (Managed via Quad 0 Addr) + * PI 1 -> Ch 2 + Ch 3 (Managed via Quad 0 Addr) + * PI 2 -> Ch 4 + Ch 5 (Managed via Quad 1 Addr) + * PI 3 -> Ch 6 + Ch 7 (Managed via Quad 1 Addr) + * (Note: Actual mapping depends on Device Tree and PORT_REMAP config) + */ + +#include +#include +#include +#include +#include +#include + +#define SI3474_MAX_CHANS 8 + +#define MANUFACTURER_ID 0x08 +#define IC_ID 0x05 +#define SI3474_DEVICE_ID (MANUFACTURER_ID << 3 | IC_ID) + +/* Misc registers */ +#define VENDOR_IC_ID_REG 0x1B +#define TEMPERATURE_REG 0x2C +#define FIRMWARE_REVISION_REG 0x41 +#define CHIP_REVISION_REG 0x43 + +/* Main status registers */ +#define POWER_STATUS_REG 0x10 +#define PORT_MODE_REG 0x12 +#define PB_POWER_ENABLE_REG 0x19 + +/* PORTn Current */ +#define PORT1_CURRENT_LSB_REG 0x30 + +/* PORTn Current [mA], return in [nA] */ +/* 1000 * ((PORTn_CURRENT_MSB << 8) + PORTn_CURRENT_LSB) / 16384 */ +#define SI3474_NA_STEP (1000 * 1000 * 1000 / 16384) + +/* VPWR Voltage */ +#define VPWR_LSB_REG 0x2E +#define VPWR_MSB_REG 0x2F + +/* PORTn Voltage */ +#define PORT1_VOLTAGE_LSB_REG 0x32 + +/* VPWR Voltage [V], return in [uV] */ +/* 60 * (( VPWR_MSB << 8) + VPWR_LSB) / 16384 */ +#define SI3474_UV_STEP (1000 * 1000 * 60 / 16384) + +struct si3474_pi_desc { + u8 chan[2]; + bool is_4p; +}; + +struct si3474_priv { + struct i2c_client *client[2]; + struct pse_controller_dev pcdev; + struct device_node *np; + struct si3474_pi_desc pi[SI3474_MAX_CHANS]; +}; + +static struct si3474_priv *to_si3474_priv(struct pse_controller_dev *pcdev) +{ + return container_of(pcdev, struct si3474_priv, pcdev); +} + +static int si3474_pi_get_admin_state(struct pse_controller_dev *pcdev, int= id, + struct pse_admin_state *admin_state) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool is_enabled =3D false; + u8 chan0, chan1; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + chan0 =3D priv->pi[id].chan[0]; + chan1 =3D priv->pi[id].chan[1]; + + if (chan0 < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) { + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_UNKNOWN; + return ret; + } + + is_enabled =3D ((ret & (0x03 << (2 * (chan0 % 4)))) | + (ret & (0x03 << (2 * (chan1 % 4))))) !=3D 0; + + if (is_enabled) + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_ENABLED; + else + admin_state->c33_admin_state =3D + ETHTOOL_C33_PSE_ADMIN_STATE_DISABLED; + + return 0; +} + +static int si3474_pi_get_pw_status(struct pse_controller_dev *pcdev, int i= d, + struct pse_pw_status *pw_status) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + bool delivering =3D false; + u8 chan0, chan1; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + chan0 =3D priv->pi[id].chan[0]; + chan1 =3D priv->pi[id].chan[1]; + + if (chan0 < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) { + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_UNKNOWN; + return ret; + } + + delivering =3D (ret & (BIT((chan0 % 4) + 4) | BIT((chan1 % 4) + 4))) !=3D= 0; + + if (delivering) + pw_status->c33_pw_status =3D + ETHTOOL_C33_PSE_PW_D_STATUS_DELIVERING; + else + pw_status->c33_pw_status =3D ETHTOOL_C33_PSE_PW_D_STATUS_DISABLED; + + return 0; +} + +/* Parse pse-pis subnode into chan array of si3474_priv */ +static int si3474_get_of_channels(struct si3474_priv *priv) +{ + struct device_node *pse_node, *node; + struct pse_pi *pi; + u32 pi_no, chan_id; + s8 pairset_cnt; + s32 ret =3D 0; + + pse_node =3D of_get_child_by_name(priv->np, "pse-pis"); + if (!pse_node) { + dev_warn(&priv->client[0]->dev, + "Unable to parse DT PSE power interface matrix, no pse-pis node\n"); + return -EINVAL; + } + + for_each_child_of_node(pse_node, node) { + if (!of_node_name_eq(node, "pse-pi")) + continue; + + ret =3D of_property_read_u32(node, "reg", &pi_no); + if (ret) { + dev_err(&priv->client[0]->dev, + "Failed to read pse-pi reg property\n"); + ret =3D -EINVAL; + goto out; + } + if (pi_no >=3D SI3474_MAX_CHANS) { + dev_err(&priv->client[0]->dev, + "Invalid power interface number %u\n", pi_no); + ret =3D -EINVAL; + goto out; + } + + pairset_cnt =3D of_property_count_elems_of_size(node, "pairsets", + sizeof(u32)); + if (!pairset_cnt) { + dev_err(&priv->client[0]->dev, + "Failed to get pairsets property\n"); + ret =3D -EINVAL; + goto out; + } + + pi =3D &priv->pcdev.pi[pi_no]; + if (!pi->pairset[0].np) { + dev_err(&priv->client[0]->dev, + "Missing pairset reference, power interface: %u\n", + pi_no); + ret =3D -EINVAL; + goto out; + } + + ret =3D of_property_read_u32(pi->pairset[0].np, "reg", &chan_id); + if (ret) { + dev_err(&priv->client[0]->dev, + "Failed to read channel reg property, ret:%d\n", + ret); + ret =3D -EINVAL; + goto out; + } + priv->pi[pi_no].chan[0] =3D chan_id; + priv->pi[pi_no].is_4p =3D FALSE; + + if (pairset_cnt =3D=3D 2) { + if (!pi->pairset[1].np) { + dev_err(&priv->client[0]->dev, + "Missing pairset reference, power interface: %u\n", + pi_no); + ret =3D -EINVAL; + goto out; + } + + ret =3D of_property_read_u32(pi->pairset[1].np, "reg", + &chan_id); + if (ret) { + dev_err(&priv->client[0]->dev, + "Failed to read channel reg property\n"); + ret =3D -EINVAL; + goto out; + } + priv->pi[pi_no].chan[1] =3D chan_id; + priv->pi[pi_no].is_4p =3D TRUE; + } else { + dev_err(&priv->client[0]->dev, + "Number of pairsets incorrect - only 4p configurations supported\n"); + ret =3D -EINVAL; + goto out; + } + } + +out: + of_node_put(pse_node); + of_node_put(node); + return ret; +} + +static int si3474_setup_pi_matrix(struct pse_controller_dev *pcdev) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + s32 ret; + + ret =3D si3474_get_of_channels(priv); + if (ret < 0) { + dev_warn(&priv->client[0]->dev, + "Unable to parse DT PSE power interface matrix\n"); + } + return ret; +} + +static int si3474_pi_enable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + u8 val =3D 0; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + chan0 =3D priv->pi[id].chan[0]; + chan1 =3D priv->pi[id].chan[1]; + + if (chan0 < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + /* Release pi from shutdown */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val |=3D (0x03 << (2 * (chan0 % 4))); + val |=3D (0x03 << (2 * (chan1 % 4))); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + /* Give time for transition to complete */ + ssleep(1); + + /* Trigger pi to power up */ + val =3D (BIT(chan0 % 4) | BIT(chan1 % 4)); + ret =3D i2c_smbus_write_byte_data(client, PB_POWER_ENABLE_REG, val); + + return 0; +} + +static int si3474_pi_disable(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + u8 val =3D 0; + s32 ret; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + chan0 =3D priv->pi[id].chan[0]; + chan1 =3D priv->pi[id].chan[1]; + + if (chan0 < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + /* Trigger pi to power down */ + val =3D (BIT((chan0 % 4) + 4) | BIT((chan1 % 4) + 4)); + ret =3D i2c_smbus_write_byte_data(client, PB_POWER_ENABLE_REG, val); + + /* Shutdown pi */ + ret =3D i2c_smbus_read_byte_data(client, PORT_MODE_REG); + if (ret < 0) + return ret; + + val =3D (u8)ret; + val &=3D ~(0x03 << (2 * (chan0 % 4))); + val &=3D ~(0x03 << (2 * (chan1 % 4))); + + ret =3D i2c_smbus_write_byte_data(client, PORT_MODE_REG, val); + if (ret) + return ret; + + return 0; +} + +static int si3474_pi_get_chan_current(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + s32 ret; + u8 reg; + u64 tmp_64; + + if (chan < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + /* Registers 0x30 to 0x3d */ + reg =3D PORT1_CURRENT_LSB_REG + (chan % 4) * 4; + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + tmp_64 =3D ret * SI3474_NA_STEP; + + /* uA =3D nA / 1000 */ + tmp_64 =3D DIV_ROUND_CLOSEST_ULL(tmp_64, 1000); + return (int)tmp_64; +} + +static int si3474_pi_get_chan_voltage(struct si3474_priv *priv, u8 chan) +{ + struct i2c_client *client; + s32 ret; + u8 reg; + u32 val; + + if (chan < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + /* Registers 0x32 to 0x3f */ + reg =3D PORT1_VOLTAGE_LSB_REG + (chan % 4) * 4; + + ret =3D i2c_smbus_read_word_data(client, reg); + if (ret < 0) + return ret; + + val =3D ret * SI3474_UV_STEP; + + return (int)val; +} + +static int si3474_pi_get_voltage(struct pse_controller_dev *pcdev, int id) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + struct i2c_client *client; + u8 chan0, chan1; + s32 ret; + + chan0 =3D priv->pi[id].chan[0]; + chan1 =3D priv->pi[id].chan[1]; + + if (chan0 < 4) + client =3D priv->client[0]; + else + client =3D priv->client[1]; + + /* Check which channels are enabled*/ + ret =3D i2c_smbus_read_byte_data(client, POWER_STATUS_REG); + if (ret < 0) + return ret; + + /* Take voltage from the first enabled channel */ + if (ret & BIT(chan0 % 4)) + ret =3D si3474_pi_get_chan_voltage(priv, chan0); + else if (ret & BIT(chan1)) + ret =3D si3474_pi_get_chan_voltage(priv, chan1); + else + /* 'should' be no voltage in this case */ + return 0; + + return ret; +} + +static int si3474_pi_get_actual_pw(struct pse_controller_dev *pcdev, int i= d) +{ + struct si3474_priv *priv =3D to_si3474_priv(pcdev); + s32 ret; + u32 uV, uA; + u64 tmp_64; + u8 chan0, chan1; + + if (id >=3D SI3474_MAX_CHANS) + return -ERANGE; + + ret =3D si3474_pi_get_voltage(&priv->pcdev, id); + if (ret < 0) + return ret; + uV =3D ret; + + chan0 =3D priv->pi[id].chan[0]; + chan1 =3D priv->pi[id].chan[1]; + + ret =3D si3474_pi_get_chan_current(priv, chan0); + if (ret < 0) + return ret; + uA =3D ret; + + ret =3D si3474_pi_get_chan_current(priv, chan1); + if (ret < 0) + return ret; + uA +=3D ret; + + tmp_64 =3D uV; + tmp_64 *=3D uA; + /* mW =3D uV * uA / 1000000000 */ + return DIV_ROUND_CLOSEST_ULL(tmp_64, 1000000000); +} + +static const struct pse_controller_ops si3474_ops =3D { + .setup_pi_matrix =3D si3474_setup_pi_matrix, + .pi_enable =3D si3474_pi_enable, + .pi_disable =3D si3474_pi_disable, + .pi_get_actual_pw =3D si3474_pi_get_actual_pw, + .pi_get_voltage =3D si3474_pi_get_voltage, + .pi_get_admin_state =3D si3474_pi_get_admin_state, + .pi_get_pw_status =3D si3474_pi_get_pw_status, +}; + +static int si3474_i2c_probe(struct i2c_client *client) +{ + struct device *dev =3D &client->dev; + struct si3474_priv *priv; + s32 ret; + u8 fw_version; + + if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C)) { + dev_err(dev, "i2c check functionality failed\n"); + return -ENXIO; + } + + priv =3D devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); + if (!priv) + return -ENOMEM; + + ret =3D i2c_smbus_read_byte_data(client, VENDOR_IC_ID_REG); + if (ret < 0) + return ret; + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(dev, "Wrong device ID: 0x%x\n", ret); + return -ENXIO; + } + + ret =3D i2c_smbus_read_byte_data(client, FIRMWARE_REVISION_REG); + if (ret < 0) + return ret; + fw_version =3D ret; + + ret =3D i2c_smbus_read_byte_data(client, CHIP_REVISION_REG); + if (ret < 0) + return ret; + + dev_info(dev, "Chip revision: 0x%x, firmware version: 0x%x\n", + ret, fw_version); + + priv->client[0] =3D client; + i2c_set_clientdata(client, priv); + + priv->client[1] =3D i2c_new_ancillary_device(priv->client[0], "slave", + priv->client[0]->addr + 1); + if (IS_ERR(priv->client[1])) + return PTR_ERR(priv->client[1]); + + ret =3D i2c_smbus_read_byte_data(priv->client[1], VENDOR_IC_ID_REG); + if (ret < 0) { + dev_err(&priv->client[1]->dev, "Cannot access slave PSE controller\n"); + goto out_err_slave; + } + + if (ret !=3D SI3474_DEVICE_ID) { + dev_err(&priv->client[1]->dev, + "Wrong device ID for slave PSE controller: 0x%x\n", ret); + ret =3D -ENXIO; + goto out_err_slave; + } + + priv->np =3D dev->of_node; + priv->pcdev.owner =3D THIS_MODULE; + priv->pcdev.ops =3D &si3474_ops; + priv->pcdev.dev =3D dev; + priv->pcdev.types =3D ETHTOOL_PSE_C33; + priv->pcdev.nr_lines =3D SI3474_MAX_CHANS; + + ret =3D devm_pse_controller_register(dev, &priv->pcdev); + if (ret) { + return dev_err_probe(dev, ret, + "Failed to register PSE controller\n"); + } + + return ret; + +out_err_slave: + i2c_unregister_device(priv->client[1]); + return ret; +} + +static void si3474_i2c_remove(struct i2c_client *client) +{ + struct si3474_priv *priv =3D i2c_get_clientdata(client); + + i2c_unregister_device(priv->client[1]); +} + +static const struct i2c_device_id si3474_id[] =3D { + { "si3474" }, + {} +}; +MODULE_DEVICE_TABLE(i2c, si3474_id); + +static const struct of_device_id si3474_of_match[] =3D { + { + .compatible =3D "skyworks,si3474", + }, + {}, +}; +MODULE_DEVICE_TABLE(of, si3474_of_match); + +static struct i2c_driver si3474_driver =3D { + .probe =3D si3474_i2c_probe, + .remove =3D si3474_i2c_remove, + .id_table =3D si3474_id, + .driver =3D { + .name =3D "si3474", + .of_match_table =3D si3474_of_match, + }, +}; +module_i2c_driver(si3474_driver); + +MODULE_AUTHOR("Piotr Kubik "); +MODULE_DESCRIPTION("Skyworks Si3474 PoE PSE Controller driver"); +MODULE_LICENSE("GPL"); --=20 2.43.0