From nobody Fri May 3 00:23:13 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; envelope-from=xen-devel-bounces@lists.xenproject.org; helo=lists.xenproject.org; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1622677127; cv=none; d=zohomail.com; s=zohoarc; b=RHRZlKV7Mq5sISo8Ih9LUaSo22r4KajriaeaXs55i4oexJRCvMw791j21AV0/3GyG3nWbl3IV2S61uRDM3zh/Lhp3kwUSG2W/k/NZTHNlSEnwMEZH9pJPQ0RoX/AT9IJCqlUAMYal2b5xoBbSf6/kLiSu7XnV/rbNEbJVEwRDwQ= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1622677127; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=XGumMjGtg94IhtORkgOv43FTexceLATJry4J5HfIX+U=; b=jy6dKYJ1ft3248+HLCCvJ9RYxnIKXWO13h6n+bKkrtNVsabIW1XVGGy7WkWJL9NPlFl973lfVQte7UT/OsPujwJN0xaCILad/fpGuM3xI75ibgmwwtYkgkP1UhZWc5bvbTbYHXcPLsSaXhqhEjOaM92zfP0bf6L1HQrZbzQWKe0= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.xenproject.org (lists.xenproject.org [192.237.175.120]) by mx.zohomail.com with SMTPS id 1622677127666757.5443848918818; Wed, 2 Jun 2021 16:38:47 -0700 (PDT) Received: from list by lists.xenproject.org with outflank-mailman.136280.252751 (Exim 4.92) (envelope-from ) id 1loaRS-0005qZ-O3; Wed, 02 Jun 2021 23:38:30 +0000 Received: by outflank-mailman (output) from mailman id 136280.252751; Wed, 02 Jun 2021 23:38:30 +0000 Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1loaRS-0005qS-L1; Wed, 02 Jun 2021 23:38:30 +0000 Received: by outflank-mailman (input) for mailman id 136280; Wed, 02 Jun 2021 23:38:29 +0000 Received: from us1-rack-iad1.inumbo.com ([172.99.69.81]) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1loaRR-0005ZJ-ED for xen-devel@lists.xenproject.org; Wed, 02 Jun 2021 23:38:29 +0000 Received: from mail-ot1-x329.google.com (unknown [2607:f8b0:4864:20::329]) by us1-rack-iad1.inumbo.com (Halon) with ESMTPS id 19cfe518-f0cd-443d-b221-ca53f475c0aa; Wed, 02 Jun 2021 23:38:27 +0000 (UTC) Received: by mail-ot1-x329.google.com with SMTP id x41-20020a05683040a9b02903b37841177eso4051703ott.9 for ; Wed, 02 Jun 2021 16:38:27 -0700 (PDT) Received: from localhost.localdomain (142-79-211-230.starry-inc.net. [142.79.211.230]) by smtp.gmail.com with ESMTPSA id z15sm301633otp.20.2021.06.02.16.38.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Jun 2021 16:38:26 -0700 (PDT) X-Outflank-Mailman: Message body and most headers restored to incoming version X-BeenThere: xen-devel@lists.xenproject.org List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Errors-To: xen-devel-bounces@lists.xenproject.org Precedence: list Sender: "Xen-devel" X-Inumbo-ID: 19cfe518-f0cd-443d-b221-ca53f475c0aa DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=XGumMjGtg94IhtORkgOv43FTexceLATJry4J5HfIX+U=; b=l29U+8l1/SaCFexdatu2QaPv9YjzKWsUYJL2XWAweIgoXgcgB6hGAq/lv/7j/wo3td iss+1jpTy84C4b/+vV8aqhh5p+CGmV+9u7v5z0DOpvNhIdgenBu+Rkj3xonfeDjmEit7 xQ4JqqYr3vf3CtxuMxYKQNaAFgz6QxEBARaxLLh67N8bWlE3mKHL0xHqvWD9asQpqaIu p/aP23SJlMm5IR7fDT8Eyt0boohscK1vGeMUrJYmqWjqDhbiMiaqHzMGN7N2LK/oyzMY mDAx1gI+i4lLNQXfdWiudmMr016EDVwO9MefLYog/Pz+rwqODBSvlmgjD/7poi1qb/Ig Z4XQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=XGumMjGtg94IhtORkgOv43FTexceLATJry4J5HfIX+U=; b=b8lIn92hX05W61X+zapVKYtloh9Su+wHuCXsjhbGv6OEOPVqpn6nmcpSCCfU0NnWOx LBo53/IZgBH+8VbEFaPgYwgW7fUNxBQ7Upv0oY5HpRIE9gchZaKs8qR3FpIb+amGY1QP 0SHNsVR+6CQ36bHMhOqn+61SfKMDOzm6zA/w0bQLb/mSP+s5EA+/g4l+vFgABkfCuuqx PK0KvCDEjEUSGgS2eTUhoOolpA5N9xPiZA/pUuqYg8fjI3XocZt/cJzFFsKie74rZC2E TmWC0b+qCoNVQBn/8q4c2UDvZL717yiL+yo5PsOrmOhAuACWTPf2Y7jPoaeKeb8wcue2 nUIA== X-Gm-Message-State: AOAM5319ZormXQxa6WL5pmeQHqFdlNNa71ijhqATo9gY03D/jkFpkyHW dyMQ47IPPiAa4ZiG1/R+SPcb9QBiUxSm8w== X-Google-Smtp-Source: ABdhPJy8zR/jCqTi3XYkmniIn/mLPkEPqqLViFpBtjEcj7s7YhPNEVS6KKy5+WJrnoJkc+q91lyrWA== X-Received: by 2002:a05:6830:803:: with SMTP id r3mr27984351ots.237.1622677106833; Wed, 02 Jun 2021 16:38:26 -0700 (PDT) From: Connor Davis To: xen-devel@lists.xenproject.org Cc: Bobby Eshleman , Alistair Francis , Connor Davis , Andrew Cooper , George Dunlap , Ian Jackson , Jan Beulich , Julien Grall , Stefano Stabellini , Wei Liu Subject: [PATCH v7 1/2] xen/char: Default HAS_NS16550 to y only for X86 and ARM Date: Wed, 2 Jun 2021 17:38:09 -0600 Message-Id: X-Mailer: git-send-email 2.31.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ZohoMail-DKIM: pass (identity @gmail.com) Content-Type: text/plain; charset="utf-8" Defaulting to yes only for X86 and ARM reduces the requirements for a minimal build when porting new architectures. Signed-off-by: Connor Davis Acked-by: Jan Beulich Reviewed-by: Alistair Francis --- xen/drivers/char/Kconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/xen/drivers/char/Kconfig b/xen/drivers/char/Kconfig index b572305657..2ff5b288e2 100644 --- a/xen/drivers/char/Kconfig +++ b/xen/drivers/char/Kconfig @@ -1,5 +1,6 @@ config HAS_NS16550 bool "NS16550 UART driver" if ARM + default n if RISCV default y help This selects the 16550-series UART support. For most systems, say Y. --=20 2.31.1 From nobody Fri May 3 00:23:13 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; envelope-from=xen-devel-bounces@lists.xenproject.org; helo=lists.xenproject.org; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1622677127; cv=none; d=zohomail.com; s=zohoarc; b=A1MAo6EgmamHrCb0qkxJoK9KHg+v7wfdKANcvt0sbE3DSvVIp+59+jNFo2rZc+fU+TIqP1i8U60sYRvqMJbKX/nxW36T+hbBQeWw2glwW+qkneNx7lpVmYR6MYU0hKZmKiPD/Ps7eo5kkncSpx9TVsH0QacCgJYsFUg4joFGFcw= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1622677127; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=y7wXnoCWLDx7IQREahGv6BGDyqktjGf6yjBgrAWmplI=; b=dtYixF5A0AL7BTOasLcmw8FklVx2EO57AAt0twiIz/cbqtZVsh6EWmzUqUsQMFmr8x6oLEDGLFoVzO4W/uhGkI1B9G3X9jKi6VIh7vnDWK9yK/y1T9neScRQBLxWnct98XAsi1imilOIhhf/IN4gjc/FQ0Ew5SaLytk5g/YBIq4= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.xenproject.org (lists.xenproject.org [192.237.175.120]) by mx.zohomail.com with SMTPS id 1622677127371375.28625201397267; Wed, 2 Jun 2021 16:38:47 -0700 (PDT) Received: from list by lists.xenproject.org with outflank-mailman.136281.252763 (Exim 4.92) (envelope-from ) id 1loaRX-0006Ap-30; Wed, 02 Jun 2021 23:38:35 +0000 Received: by outflank-mailman (output) from mailman id 136281.252763; Wed, 02 Jun 2021 23:38:35 +0000 Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1loaRW-0006Ae-Vg; Wed, 02 Jun 2021 23:38:34 +0000 Received: by outflank-mailman (input) for mailman id 136281; Wed, 02 Jun 2021 23:38:34 +0000 Received: from us1-rack-iad1.inumbo.com ([172.99.69.81]) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1loaRW-0005ZJ-ET for xen-devel@lists.xenproject.org; Wed, 02 Jun 2021 23:38:34 +0000 Received: from mail-ot1-x330.google.com (unknown [2607:f8b0:4864:20::330]) by us1-rack-iad1.inumbo.com (Halon) with ESMTPS id f4f70d78-b910-461c-8c67-10fb2abedf12; Wed, 02 Jun 2021 23:38:32 +0000 (UTC) Received: by mail-ot1-x330.google.com with SMTP id h24-20020a9d64180000b029036edcf8f9a6so4086187otl.3 for ; Wed, 02 Jun 2021 16:38:32 -0700 (PDT) Received: from localhost.localdomain (142-79-211-230.starry-inc.net. [142.79.211.230]) by smtp.gmail.com with ESMTPSA id z15sm301633otp.20.2021.06.02.16.38.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Jun 2021 16:38:31 -0700 (PDT) X-Outflank-Mailman: Message body and most headers restored to incoming version X-BeenThere: xen-devel@lists.xenproject.org List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Errors-To: xen-devel-bounces@lists.xenproject.org Precedence: list Sender: "Xen-devel" X-Inumbo-ID: f4f70d78-b910-461c-8c67-10fb2abedf12 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=y7wXnoCWLDx7IQREahGv6BGDyqktjGf6yjBgrAWmplI=; b=HHb9+H0zxnpeplaSqRjyOOQKChR6tNN0/WrUvJjn7mLA2CchBDY/Ie+cmJUz0L/oMR l6+AJuSRY5u3nsRuMi7+x6htuP6cPP5BHIrqtErYStKWS9x91OPOKr6bgq7P4Mlbyr5d FNicvwjENO/+hs3/T1T9vvSHwF/yXQmEOL0HEWnaUC/HQxlCol0CXXA19z+Lc1NxBjnd bnXTKuYVCqH2DLjsII1ScTxBX1AsrBcVkiPsrpYKvok8buyPujmAkMnEF7++yM6mMAOU X4dDfmMw8MUFHQ4STTWuXKry6AOH5GvNL1Tsq79bfdrZFR6zXbOkS9YVC1lnrqwT1LA8 3aXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=y7wXnoCWLDx7IQREahGv6BGDyqktjGf6yjBgrAWmplI=; b=JveWQvAQnGB3OYDwZppQfs1Bl6eEf2E5KbXuXyaObEK8T2IiS/zjVHN5BNKneaPxMr mP8UbWfbjjETo5jCwSsBG4jkNY99P5aUpFcIhTtjEaKf4OHQOF3Ea/dFLfK8ePyuEeaM iI8IsJMu9dSwGjcIyRYrA2ccaEqZKRzaDyrTNV8ZxqI4L2Q9jRYecxrAEBZ39wfoNBIq STsxWPIcdWRYlS+0pgPFeQLpR2JmOLwNivNpJ3vkJMFH8l4Vp6qdVcv4h7KqWNMMfRsy x0YYdHrpcvKi/1UxlJYBWzyYmIGI25dEeNSfYOPym0Omi2rXnOH+Xh2ab8frv8NgpAEH MJvQ== X-Gm-Message-State: AOAM532pJepjH48w0ulCCPzlRgsBsOHAIrE/mhlIYYcwo5Zy3MKIc32C glaoMw7XJGJgrQ5EWTrSMwzZP6ciHzbyDg== X-Google-Smtp-Source: ABdhPJwrc/OcT43RismaBMCLhAp85KV2VRhAKE4cPgbZCOESCygvJOXkBF5uUDB6oDqcpqlL7QZShQ== X-Received: by 2002:a9d:5c16:: with SMTP id o22mr10265961otk.319.1622677111637; Wed, 02 Jun 2021 16:38:31 -0700 (PDT) From: Connor Davis To: xen-devel@lists.xenproject.org Cc: Bobby Eshleman , Alistair Francis , Connor Davis , Andrew Cooper , George Dunlap , Ian Jackson , Jan Beulich , Julien Grall , Stefano Stabellini , Wei Liu Subject: [PATCH v7 2/2] xen: Add files needed for minimal riscv build Date: Wed, 2 Jun 2021 17:38:10 -0600 Message-Id: X-Mailer: git-send-email 2.31.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ZohoMail-DKIM: pass (identity @gmail.com) Content-Type: text/plain; charset="utf-8" Add arch-specific makefiles and configs needed to build for riscv. Also add a minimal head.S that is a simple infinite loop. head.o can be built with $ make XEN_TARGET_ARCH=3Driscv64 SUBSYSTEMS=3Dxen -C xen tiny64_defconfig $ make XEN_TARGET_ARCH=3Driscv64 SUBSYSTEMS=3Dxen -C xen TARGET=3Driscv64/h= ead.o No other TARGET is supported at the moment. Signed-off-by: Connor Davis Reviewed-by: Alistair Francis --- Bob: I moved back to XEN_TARGET_ARCH=3Driscv64 because supplying just XEN_TARGET_ARCH=3Driscv causes TARGET_ARCH =3D=3D TARGET_SUBARCH, and that broke the build after the recent commit b6ecd5c8bc "build: centralize / unify asm-offsets generation". It also deviates from how x86 and arm work now, so I think this change is for the best for now. That commit is also why the PHONY include target is added in the riscv/Makefile. --- MAINTAINERS | 8 +++++ config/riscv64.mk | 5 +++ xen/Makefile | 8 +++-- xen/arch/riscv/Kconfig | 47 +++++++++++++++++++++++++ xen/arch/riscv/Kconfig.debug | 0 xen/arch/riscv/Makefile | 2 ++ xen/arch/riscv/Rules.mk | 0 xen/arch/riscv/arch.mk | 14 ++++++++ xen/arch/riscv/configs/tiny64_defconfig | 13 +++++++ xen/arch/riscv/riscv64/asm-offsets.c | 0 xen/arch/riscv/riscv64/head.S | 6 ++++ xen/include/asm-riscv/config.h | 47 +++++++++++++++++++++++++ 12 files changed, 148 insertions(+), 2 deletions(-) create mode 100644 config/riscv64.mk create mode 100644 xen/arch/riscv/Kconfig create mode 100644 xen/arch/riscv/Kconfig.debug create mode 100644 xen/arch/riscv/Makefile create mode 100644 xen/arch/riscv/Rules.mk create mode 100644 xen/arch/riscv/arch.mk create mode 100644 xen/arch/riscv/configs/tiny64_defconfig create mode 100644 xen/arch/riscv/riscv64/asm-offsets.c create mode 100644 xen/arch/riscv/riscv64/head.S create mode 100644 xen/include/asm-riscv/config.h diff --git a/MAINTAINERS b/MAINTAINERS index d46b08a0d2..956e71220d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -456,6 +456,14 @@ F: tools/libs/light/libxl_nonetbuffer.c F: tools/hotplug/Linux/remus-netbuf-setup F: tools/hotplug/Linux/block-drbd-probe =20 +RISCV +M: Bob Eshleman +R: Connor Davis +S: Supported +F: config/riscv64.mk +F: xen/arch/riscv/ +F: xen/include/asm-riscv/ + RTDS SCHEDULER M: Dario Faggioli M: Meng Xu diff --git a/config/riscv64.mk b/config/riscv64.mk new file mode 100644 index 0000000000..a5a21e5fa2 --- /dev/null +++ b/config/riscv64.mk @@ -0,0 +1,5 @@ +CONFIG_RISCV :=3D y +CONFIG_RISCV_64 :=3D y +CONFIG_RISCV_$(XEN_OS) :=3D y + +CONFIG_XEN_INSTALL_SUFFIX :=3D diff --git a/xen/Makefile b/xen/Makefile index 7ce7692354..89879fad4c 100644 --- a/xen/Makefile +++ b/xen/Makefile @@ -26,7 +26,9 @@ MAKEFLAGS +=3D -rR EFI_MOUNTPOINT ?=3D $(BOOT_DIR)/efi =20 ARCH=3D$(XEN_TARGET_ARCH) -SRCARCH=3D$(shell echo $(ARCH) | sed -e 's/x86.*/x86/' -e s'/arm\(32\|64\)= /arm/g') +SRCARCH=3D$(shell echo $(ARCH) | \ + sed -e 's/x86.*/x86/' -e s'/arm\(32\|64\)/arm/g' \ + -e s'/riscv.*/riscv/g') =20 # Don't break if the build process wasn't called from the top level # we need XEN_TARGET_ARCH to generate the proper config @@ -35,7 +37,8 @@ include $(XEN_ROOT)/Config.mk # Set ARCH/SUBARCH appropriately. export TARGET_SUBARCH :=3D $(XEN_TARGET_ARCH) export TARGET_ARCH :=3D $(shell echo $(XEN_TARGET_ARCH) | \ - sed -e 's/x86.*/x86/' -e s'/arm\(32\|64\)/arm/= g') + sed -e 's/x86.*/x86/' -e s'/arm\(32\|64\)/arm/= g' \ + -e s'/riscv.*/riscv/g') =20 # Allow someone to change their config file export KCONFIG_CONFIG ?=3D .config @@ -335,6 +338,7 @@ _clean: delete-unfresh-files $(MAKE) $(clean) xsm $(MAKE) $(clean) crypto $(MAKE) $(clean) arch/arm + $(MAKE) $(clean) arch/riscv $(MAKE) $(clean) arch/x86 $(MAKE) $(clean) test $(MAKE) -f $(BASEDIR)/tools/kconfig/Makefile.kconfig ARCH=3D$(ARCH) SRCAR= CH=3D$(SRCARCH) clean diff --git a/xen/arch/riscv/Kconfig b/xen/arch/riscv/Kconfig new file mode 100644 index 0000000000..bd8381c5e0 --- /dev/null +++ b/xen/arch/riscv/Kconfig @@ -0,0 +1,47 @@ +config RISCV + def_bool y + +config RISCV_64 + def_bool y + select 64BIT + +config ARCH_DEFCONFIG + string + default "arch/riscv/configs/tiny64_defconfig" + +menu "Architecture Features" + +source "arch/Kconfig" + +endmenu + +menu "ISA Selection" + +choice + prompt "Base ISA" + default RISCV_ISA_RV64IMA if RISCV_64 + help + This selects the base ISA extensions that Xen will target. + +config RISCV_ISA_RV64IMA + bool "RV64IMA" + help + Use the RV64I base ISA, plus the "M" and "A" extensions + for integer multiply/divide and atomic instructions, respectively. + +endchoice + +config RISCV_ISA_C + bool "Compressed extension" + help + Add "C" to the ISA subsets that the toolchain is allowed to + emit when building Xen, which results in compressed instructions + in the Xen binary. + + If unsure, say N. + +endmenu + +source "common/Kconfig" + +source "drivers/Kconfig" diff --git a/xen/arch/riscv/Kconfig.debug b/xen/arch/riscv/Kconfig.debug new file mode 100644 index 0000000000..e69de29bb2 diff --git a/xen/arch/riscv/Makefile b/xen/arch/riscv/Makefile new file mode 100644 index 0000000000..942e4ffbc1 --- /dev/null +++ b/xen/arch/riscv/Makefile @@ -0,0 +1,2 @@ +.PHONY: include +include: diff --git a/xen/arch/riscv/Rules.mk b/xen/arch/riscv/Rules.mk new file mode 100644 index 0000000000..e69de29bb2 diff --git a/xen/arch/riscv/arch.mk b/xen/arch/riscv/arch.mk new file mode 100644 index 0000000000..53dadb8975 --- /dev/null +++ b/xen/arch/riscv/arch.mk @@ -0,0 +1,14 @@ +######################################## +# RISCV-specific definitions + +CFLAGS-$(CONFIG_RISCV_64) +=3D -mabi=3Dlp64 + +riscv-march-$(CONFIG_RISCV_ISA_RV64IMA) :=3D rv64ima +riscv-march-$(CONFIG_RISCV_ISA_C) :=3D $(riscv-march-y)c + +# Note that -mcmodel=3Dmedany is used so that Xen can be mapped +# into the upper half _or_ the lower half of the address space. +# -mcmodel=3Dmedlow would force Xen into the lower half. + +CFLAGS +=3D -march=3D$(riscv-march-y) -mstrict-align -mcmodel=3Dmedany +CFLAGS +=3D -I$(BASEDIR)/include diff --git a/xen/arch/riscv/configs/tiny64_defconfig b/xen/arch/riscv/confi= gs/tiny64_defconfig new file mode 100644 index 0000000000..3c9a2ff941 --- /dev/null +++ b/xen/arch/riscv/configs/tiny64_defconfig @@ -0,0 +1,13 @@ +# CONFIG_SCHED_CREDIT is not set +# CONFIG_SCHED_RTDS is not set +# CONFIG_SCHED_NULL is not set +# CONFIG_SCHED_ARINC653 is not set +# CONFIG_TRACEBUFFER is not set +# CONFIG_HYPFS is not set +# CONFIG_GRANT_TABLE is not set +# CONFIG_SPECULATIVE_HARDEN_ARRAY is not set + +CONFIG_RISCV_64=3Dy +CONFIG_DEBUG=3Dy +CONFIG_DEBUG_INFO=3Dy +CONFIG_EXPERT=3Dy diff --git a/xen/arch/riscv/riscv64/asm-offsets.c b/xen/arch/riscv/riscv64/= asm-offsets.c new file mode 100644 index 0000000000..e69de29bb2 diff --git a/xen/arch/riscv/riscv64/head.S b/xen/arch/riscv/riscv64/head.S new file mode 100644 index 0000000000..0dbc27ba75 --- /dev/null +++ b/xen/arch/riscv/riscv64/head.S @@ -0,0 +1,6 @@ +#include + + .text + +ENTRY(start) + j start diff --git a/xen/include/asm-riscv/config.h b/xen/include/asm-riscv/config.h new file mode 100644 index 0000000000..e2ae21de61 --- /dev/null +++ b/xen/include/asm-riscv/config.h @@ -0,0 +1,47 @@ +#ifndef __RISCV_CONFIG_H__ +#define __RISCV_CONFIG_H__ + +#if defined(CONFIG_RISCV_64) +# define LONG_BYTEORDER 3 +# define ELFSIZE 64 +# define MAX_VIRT_CPUS 128u +#else +# error "Unsupported RISCV variant" +#endif + +#define BYTES_PER_LONG (1 << LONG_BYTEORDER) +#define BITS_PER_LONG (BYTES_PER_LONG << 3) +#define POINTER_ALIGN BYTES_PER_LONG + +#define BITS_PER_LLONG 64 + +/* xen_ulong_t is always 64 bits */ +#define BITS_PER_XEN_ULONG 64 + +#define CONFIG_RISCV_L1_CACHE_SHIFT 6 +#define CONFIG_PAGEALLOC_MAX_ORDER 18 +#define CONFIG_DOMU_MAX_ORDER 9 +#define CONFIG_HWDOM_MAX_ORDER 10 + +#define OPT_CONSOLE_STR "dtuart" +#define INVALID_VCPU_ID MAX_VIRT_CPUS + +/* Linkage for RISCV */ +#ifdef __ASSEMBLY__ +#define ALIGN .align 2 + +#define ENTRY(name) \ + .globl name; \ + ALIGN; \ + name: +#endif + +#endif /* __RISCV_CONFIG_H__ */ +/* + * Local variables: + * mode: C + * c-file-style: "BSD" + * c-basic-offset: 4 + * indent-tabs-mode: nil + * End: + */ --=20 2.31.1