From nobody Fri Oct 31 09:37:43 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; envelope-from=xen-devel-bounces@lists.xenproject.org; helo=lists.xenproject.org; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1749139177; cv=none; d=zohomail.com; s=zohoarc; b=h0p+Mw5Dn+Ef4RqmheXvf+QERMJ0fus7aqMCt2gxQc7Er8Sxn0p85Rz3N/X0Kasxw5qfaFnVJZM6sW9lTZ2AxDZLQ498D217NSE6YWrzhRyJTMli3eXGSwDa7GbV+uiTpWwAPtRn4pCjCisHC409ilumGhbv/57DDYR5VJrSEf8= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1749139177; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=Dpzts88BV16XRk69iw2WTJIV9eUg+bb35qrt86wG5/Q=; b=GpuWSsDk5GsWA4qMP5Fd0IWmGONqTHORyCSVbHhamEfh11Y+ZpNupHbE5atbfDqLJW2HReLLE8/le2LLOohf68UOxrlWJoeFjxbDXe1/IpLFWX8Ga6I/Y4GGFUDC8rmm+qAqdYmbbbuH4qJe/ZWYXGbfSXrJqvuqc2nBVMaFD2c= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.xenproject.org (lists.xenproject.org [192.237.175.120]) by mx.zohomail.com with SMTPS id 1749139177597371.886379067058; Thu, 5 Jun 2025 08:59:37 -0700 (PDT) Received: from list by lists.xenproject.org with outflank-mailman.1007085.1386378 (Exim 4.92) (envelope-from ) id 1uNCzx-0007XN-2I; Thu, 05 Jun 2025 15:59:21 +0000 Received: by outflank-mailman (output) from mailman id 1007085.1386378; Thu, 05 Jun 2025 15:59:20 +0000 Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1uNCzw-0007WZ-S5; Thu, 05 Jun 2025 15:59:20 +0000 Received: by outflank-mailman (input) for mailman id 1007085; Thu, 05 Jun 2025 15:59:19 +0000 Received: from se1-gles-flk1-in.inumbo.com ([94.247.172.50] helo=se1-gles-flk1.inumbo.com) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1uNCzv-00071f-LR for xen-devel@lists.xenproject.org; Thu, 05 Jun 2025 15:59:19 +0000 Received: from mail-ed1-x533.google.com (mail-ed1-x533.google.com [2a00:1450:4864:20::533]) by se1-gles-flk1.inumbo.com (Halon) with ESMTPS id 091863aa-4226-11f0-b894-0df219b8e170; Thu, 05 Jun 2025 17:59:17 +0200 (CEST) Received: by mail-ed1-x533.google.com with SMTP id 4fb4d7f45d1cf-6049431b409so1844490a12.3 for ; Thu, 05 Jun 2025 08:59:17 -0700 (PDT) Received: from fedora.. (user-109-243-64-38.play-internet.pl. [109.243.64.38]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-60566c2aba9sm10443034a12.2.2025.06.05.08.59.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Jun 2025 08:59:16 -0700 (PDT) X-Outflank-Mailman: Message body and most headers restored to incoming version X-BeenThere: xen-devel@lists.xenproject.org List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Errors-To: xen-devel-bounces@lists.xenproject.org Precedence: list Sender: "Xen-devel" X-Inumbo-ID: 091863aa-4226-11f0-b894-0df219b8e170 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749139157; x=1749743957; darn=lists.xenproject.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Dpzts88BV16XRk69iw2WTJIV9eUg+bb35qrt86wG5/Q=; b=OVJGzquzOdaSBa4YC1GThkMkzervCpFOr36unpf8sSrmrZBOOF9OZUWTZLS2Kri3gF Gbraxo0m5+Jin3nOW4D4WHv3oiCzZPq0eII2xdUQaBkLOFBvzIj1J4/I+++v4pDZNzvw ehqy57aY0b9QTZYH9l2sAqG+pB6TtcvFzm2xsull08RBKjSJSjSGc3IhcTslgdOP/2Q6 DvVijEpKxaqkB0NzohmgkAE0xbhuRYN2nyWNALL8TiNV6mVVUZMUIMiF26A+DHqxoxSP W+YGLx6900JOW2yslJs0TA7dUuVTZ2Ga2oUV4mtan2dWqvcHnuXbeLBKV7ElptvH1Tjm jXIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749139157; x=1749743957; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Dpzts88BV16XRk69iw2WTJIV9eUg+bb35qrt86wG5/Q=; b=IqYZaHy9UIP/pPfsM83RFnyuNmAYNX00xzRR7QleKCiIebBmesUzElWsX40oHf2cQo xVYEXA+dxQY5C2FEl46UsC8PePywMPgqNdRdsNY/v6D7XVfrdN/B9zZ8a8D64JxbErHw B2e98K09NbK6xFRvgevrDi+Qg2xLDy7SFyysABjfeIJqwDyw6eZAjNgIojzsEGTcwVxm LZOf7BcncYFzdmxF1QEfkN45nCxkusoSFISZsdl74SvO7IYbCvDk29WjjxM8TpCud7Jk +MV9C626o3zDn50VBiIGEFzoSK8wG/Rsi/zk9ZTDjYJowZgf91q4vqXP1ZcfE4xEABMm i2hQ== X-Gm-Message-State: AOJu0Yz6p62t+4dWeeNBnnmyB1DD2h88dOeG0g1RtWy1SwuXRxPYp0Em kwJLDYQiCNvIGawF0Il2B5X0nuQSKi6MzptzFzq5/vKuYPYE4BfUVgUh30KVow== X-Gm-Gg: ASbGncuwcRwEY1p2/62DviG0aB3B215VUDj79odwB8uZJhCoLGHkDPyYMEiH1YJxYLa jQbMm1VSaJdWAFUlo8PEfU2Uq3QEPMjc7ZLNY9Ggfd2Y4ODNUFrOXMuDWfbeZhnvS6kUtC3zWM8 0LajwO1ln3QQBiwtM81BR4jFiQO17z9w7ObkDAzOdbnaAbEe1dvESwSGV8aRHj1F6MF2WT+NgNB RV1FvVEf9R9BbkKx3Xl4AotnRT4ki+FfQT5J4Ph2gg2zb8DrcxN7bGM8PpI8gh6/V7RM/wpIjzp km5f6aZWE4zfHDqYbk1z1jhzyUcbXt7+A7Dn0As9b+R2ngrCV0BqBeX5mg/xuWDCElY/fTJyq+a xmV44Hfa4GToXKy+DpQ== X-Google-Smtp-Source: AGHT+IGpbl/ztVvGMxcokcetYdxeU83f36HyNSxugyMKvR6KwiJ5/5Dr7lvZ0nXzY9/x2awNk7XwJg== X-Received: by 2002:a05:6402:524f:b0:602:3e3:dada with SMTP id 4fb4d7f45d1cf-606ea191585mr7843529a12.25.1749139156687; Thu, 05 Jun 2025 08:59:16 -0700 (PDT) From: Oleksii Kurochko To: xen-devel@lists.xenproject.org Cc: Oleksii Kurochko , Alistair Francis , Bob Eshleman , Connor Davis , Andrew Cooper , Anthony PERARD , Michal Orzel , Jan Beulich , Julien Grall , =?UTF-8?q?Roger=20Pau=20Monn=C3=A9?= , Stefano Stabellini , Romain Caritey Subject: [PATCH v4 3/9] xen/riscv: imsic_init() implementation Date: Thu, 5 Jun 2025 17:58:59 +0200 Message-ID: X-Mailer: git-send-email 2.49.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1749139179733116600 Content-Type: text/plain; charset="utf-8" imsic_init() is introduced to parse device tree node, which has the followi= ng bindings [2], and based on the parsed information update IMSIC configuration which is stored in imsic_cfg. The following helpers are introduces for imsic_init() usage: - imsic_parse_node() parses IMSIC node from DTS - imsic_get_parent_hartid() returns the hart ( CPU ) ID of the given devi= ce tree node. This patch is based on the code from [1]. Since Microchip originally developed imsic.{c,h}, an internal discussion wi= th them led to the decision to use the MIT license. [1] https://gitlab.com/xen-project/people/olkur/xen/-/commit/0b1a94f2bc3bb1= a81cd26bb75f0bf578f84cb4d4 [2] https://elixir.bootlin.com/linux/v6.12/source/Documentation/devicetree/= bindings/interrupt-controller/riscv,imsics.yaml Co-developed-by: Romain Caritey Signed-off-by: Oleksii Kurochko --- Changes in V4: - s/expected/intended in the comment above imsic_get_config(). - [imsic_parse_node()] s/irq_num can be 0/irq_num can't be 0 in panic() message. - [imsic_parse_node()] Move "if ( irq_range[1] =3D=3D IRQ_M_EXT )" after '= for loop' which checks interrupts-extended property. - [imsic_parse_node()] s/%d/%u for logging unsigned values. - [imsic_parse_node()] drop redundant check "(imsic_cfg.nr_ids & IMSIC_MIN= _ID) !=3D IMSIC_MIN_ID)". - [imsic_parse_node()] free irq_range much earlier and simlify error paths. - [imsic_parse_node()] s/-EINVAL/-ENOENT in the case of incorrect value for riscv,group-index-shift and id number. - [[imsic_parse_node()] s/xzalloc_array/xvzalloc_array. - s/xen_cpuid/cpu. - Identation fix. - use IMSIC_MMIO_PAGE_SZ instead of PAGE_SZ to check if interrupt file base addr is properly aligned. - s/ASM__RISCV__IMSIC_H/ASM_RISCV_IMSIC_H. - Drop *mmios from struct imsic_cfg as it is used only by imsic_init(). - Drop cpus[] form struct imsic_mmios as it isn't really used. - Update declaration of hartid_to_cpuid() to return unsigned int instead of NR_CPUs as processor_id is in range [0, NR_CPUS) and NR_CPUs is less then unsigned int. - Calculate hart_index_bits as fls(*nr_parent_irqs - 1) to cover the case = if nr_parent_irqs is a power of two. - Check an MMIO's size for IMSIC node. --- Changes in V3: - Drop year in imsic.h in copyrights. - Correct identation in imsic_parse_node() and imsic_init() where for imsic_cfg.base_addr a mask is applied. - Use unsigned int istead of uint32_t for local variable nr_parent_irqs, index, nr_handlers in imsic_init(). - Fix a leakage of ealiers successfull allocations in case if imsic_init() returns with an error. - Excess blank in printk() message: "%s: unable to parse MMIO regset %d\n". - Introduce hartid_to_cpuid() and use it in the check: if ( hardid_to_cpuid(cpuid) >=3D num_possible_cpus() ) in imsic_init(). - Use "%u" for unsigned int in printk(...). - Fix for loop condition: nr_mmios -> "j < nr_mmios". - [imsic_init()] Drop usage of j in nested loop. It is enough to have only index. - Change 0x%lx to %#lx for formatting of an address in printk(). - [imsic_init()] Rename local variable cpuid to hartid. - s/imsic_get_parent_cpuid/imsic_get_parent_hartid, s/cpuid/hartid for an imsic_get_parent_hartid()'s argument. - Declare cpus member of struct imsic_mmios as cpumask_t. - [imsic_init()] Allocate imsic_mmios.cpus by using of alloc_cpumask_var(). - [imsic_init()] Use cpumask_set_cpu() instead of bitmap_set(). - [imsic_parse_node()] add check for correctness of "interrupt-extended" p= roperty. - [imsic_parse_node()] Use dt_node_name() or dt_full_node_name() instead of derefence of struct dt_node. - [imsic_parse_node()] Add cleanup label and update 'rc =3D XXX; goto clea= nup' instead of 'return rc' as now we have to cleanup dynamically allocated i= rq_range array. - Add comments above imsic_init() and imsic_parse_node(). - s/xen/arch/riscv/imsic.h/xen/arch/riscv/include/asm/imsic.h in the comme= nt of imsic.h. --- Changes in V2: - Drop years in copyrights. - s/riscv_of_processor_hartid/dt_processor_cpuid. - s/imsic_get_parent_hartid/imsic_get_parent_hartid. Rename argument hartid to cpuid. Make node argument const. Return res instead of -EINVAL for the failure case of dt_processor_cpuid= (). Drop local variable hart and use cpuid argument instead. Drop useless return res; - imsic_parse_node() changes: - Make node argument const. - Check the return value of dt_property_read_u32() directly instead of saving it to rc variable. - Update tmp usage, use short form "-=3D". - Update a check (imsic_cfg.nr_ids >=3D IMSIC_MAX_ID) to (imsic_cfg.nr_i= ds > IMSIC_MAX_ID) as IMSIC_MAX_ID is changed to maximum valid value, not just the firsr = out-of-range. - Use `rc` to return value instead of explicitly use -EINVAL. - Use do {} while() to find number of MMIO register sets. - Set IMSIC_MAX_ID to 2047 (maximum possible IRQ number). - imsic_init() changes: - Use unsigned int in for's expression1. - s/xfree/XFEE. - Allocate msi and cpus array dynamically. - Drop forward declaration before declaration of imsic_get_config() in asm= /imsic.h as it is not used as parameter type. - Align declaration of imisic_init with defintion. - s/harts/cpus in imisic_mmios. Also, change type from bool harts[NR_CPUS] to unsigned long *cpus. - Allocate msi member of imsic_config dynamically to save some memory. - Code style fixes. - Update the commit message. --- xen/arch/riscv/Makefile | 1 + xen/arch/riscv/imsic.c | 358 +++++++++++++++++++++++++++++ xen/arch/riscv/include/asm/imsic.h | 55 +++++ xen/arch/riscv/include/asm/smp.h | 13 ++ 4 files changed, 427 insertions(+) create mode 100644 xen/arch/riscv/imsic.c create mode 100644 xen/arch/riscv/include/asm/imsic.h diff --git a/xen/arch/riscv/Makefile b/xen/arch/riscv/Makefile index a1c145c506..e2b8aa42c8 100644 --- a/xen/arch/riscv/Makefile +++ b/xen/arch/riscv/Makefile @@ -2,6 +2,7 @@ obj-y +=3D aplic.o obj-y +=3D cpufeature.o obj-$(CONFIG_EARLY_PRINTK) +=3D early_printk.o obj-y +=3D entry.o +obj-y +=3D imsic.o obj-y +=3D intc.o obj-y +=3D irq.o obj-y +=3D mm.o diff --git a/xen/arch/riscv/imsic.c b/xen/arch/riscv/imsic.c new file mode 100644 index 0000000000..5006146cb8 --- /dev/null +++ b/xen/arch/riscv/imsic.c @@ -0,0 +1,358 @@ +/* SPDX-License-Identifier: MIT */ + +/* + * xen/arch/riscv/imsic.c + * + * RISC-V Incoming MSI Controller support + * + * (c) Microchip Technology Inc. + * (c) Vates + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#define IMSIC_HART_SIZE(guest_bits_) (BIT(guest_bits_, U) * IMSIC_MMIO_PAG= E_SZ) + +struct imsic_mmios { + paddr_t base_addr; + unsigned long size; +}; + +static struct imsic_config imsic_cfg; + +/* Callers aren't intended to changed imsic_cfg so return const. */ +const struct imsic_config *imsic_get_config(void) +{ + return &imsic_cfg; +} + +static int __init imsic_get_parent_hartid(const struct dt_device_node *nod= e, + unsigned int index, + unsigned long *hartid) +{ + int res; + struct dt_phandle_args args; + + res =3D dt_parse_phandle_with_args(node, "interrupts-extended", + "#interrupt-cells", index, &args); + if ( !res ) + res =3D dt_processor_hartid(args.np->parent, hartid); + + return res; +} + +/* + * Parses IMSIC DT node. + * + * Returns 0 if initialization is successful, a negative value on failure, + * or IRQ_M_EXT if the IMSIC node corresponds to a machine-mode IMSIC, + * which should be ignored by the hypervisor. + */ +static int imsic_parse_node(const struct dt_device_node *node, + unsigned int *nr_parent_irqs, + unsigned int *nr_mmios) +{ + int rc; + unsigned int tmp; + paddr_t base_addr; + uint32_t *irq_range; + + *nr_parent_irqs =3D dt_number_of_irq(node); + if ( !*nr_parent_irqs ) + panic("%s: irq_num can't be 0. Check %s node\n", __func__, + dt_node_full_name(node)); + + irq_range =3D xvzalloc_array(uint32_t, *nr_parent_irqs * 2); + if ( !irq_range ) + panic("%s: irq_range[] allocation failed\n", __func__); + + if ( (rc =3D dt_property_read_u32_array(node, "interrupts-extended", + irq_range, *nr_parent_irqs * 2)) ) + panic("%s: unable to find interrupt-extended in %s node: %d\n", + __func__, dt_node_full_name(node), rc); + + /* Check that interrupts-extended property is well-formed. */ + for ( unsigned int i =3D 2; i < (*nr_parent_irqs * 2); i +=3D 2 ) + { + if ( irq_range[i + 1] !=3D irq_range[1] ) + panic("%s: mode[%u] !=3D %u\n", __func__, i + 1, irq_range[1]); + } + + if ( irq_range[1] =3D=3D IRQ_M_EXT ) + { + /* Machine mode imsic node, ignore it. */ + xfree(irq_range); + + return IRQ_M_EXT; + } + + xfree(irq_range); + + if ( !dt_property_read_u32(node, "riscv,guest-index-bits", + &imsic_cfg.guest_index_bits) ) + imsic_cfg.guest_index_bits =3D 0; + tmp =3D BITS_PER_LONG - IMSIC_MMIO_PAGE_SHIFT; + if ( tmp < imsic_cfg.guest_index_bits ) + { + printk(XENLOG_ERR "%s: guest index bits too big\n", + dt_node_name(node)); + return -ENOENT; + } + + /* Find number of HART index bits */ + if ( !dt_property_read_u32(node, "riscv,hart-index-bits", + &imsic_cfg.hart_index_bits) ) + /* Assume default value */ + imsic_cfg.hart_index_bits =3D fls(*nr_parent_irqs - 1); + tmp -=3D imsic_cfg.guest_index_bits; + if ( tmp < imsic_cfg.hart_index_bits ) + { + printk(XENLOG_ERR "%s: HART index bits too big\n", + dt_node_name(node)); + return -ENOENT; + } + + /* Find number of group index bits */ + if ( !dt_property_read_u32(node, "riscv,group-index-bits", + &imsic_cfg.group_index_bits) ) + imsic_cfg.group_index_bits =3D 0; + tmp -=3D imsic_cfg.hart_index_bits; + if ( tmp < imsic_cfg.group_index_bits ) + { + printk(XENLOG_ERR "%s: group index bits too big\n", + dt_node_name(node)); + return -ENOENT; + } + + /* Find first bit position of group index */ + tmp =3D IMSIC_MMIO_PAGE_SHIFT * 2; + if ( !dt_property_read_u32(node, "riscv,group-index-shift", + &imsic_cfg.group_index_shift) ) + imsic_cfg.group_index_shift =3D tmp; + if ( imsic_cfg.group_index_shift < tmp ) + { + printk(XENLOG_ERR "%s: group index shift too small\n", + dt_node_name(node)); + return -ENOENT; + } + tmp =3D imsic_cfg.group_index_bits + imsic_cfg.group_index_shift - 1; + if ( tmp >=3D BITS_PER_LONG ) + { + printk(XENLOG_ERR "%s: group index shift too big\n", + dt_node_name(node)); + return -ENOENT; + } + + /* Find number of interrupt identities */ + if ( !dt_property_read_u32(node, "riscv,num-ids", &imsic_cfg.nr_ids) ) + { + printk(XENLOG_ERR "%s: number of interrupt identities not found\n", + node->name); + return -ENOENT; + } + + if ( (imsic_cfg.nr_ids < IMSIC_MIN_ID) || + (imsic_cfg.nr_ids > IMSIC_MAX_ID) ) + { + printk(XENLOG_ERR "%s: invalid number of interrupt identities\n", + node->name); + return -ENOENT; + } + + /* Compute base address */ + *nr_mmios =3D 0; + rc =3D dt_device_get_address(node, *nr_mmios, &base_addr, NULL); + if ( rc ) + { + printk(XENLOG_ERR "%s: first MMIO resource not found: %d\n", + dt_node_name(node), rc); + return rc; + } + + imsic_cfg.base_addr =3D base_addr; + imsic_cfg.base_addr &=3D ~(BIT(imsic_cfg.guest_index_bits + + imsic_cfg.hart_index_bits + + IMSIC_MMIO_PAGE_SHIFT, UL) - 1); + imsic_cfg.base_addr &=3D ~((BIT(imsic_cfg.group_index_bits, UL) - 1) << + imsic_cfg.group_index_shift); + + /* Find number of MMIO register sets */ + do { + (*nr_mmios)++; + } while ( !dt_device_get_address(node, *nr_mmios, &base_addr, NULL) ); + + return 0; +} + +/* + * Initialize the imsic_cfg structure based on the IMSIC DT node. + * + * Returns 0 if initialization is successful, a negative value on failure, + * or IRQ_M_EXT if the IMSIC node corresponds to a machine-mode IMSIC, + * which should be ignored by the hypervisor. + */ +int __init imsic_init(const struct dt_device_node *node) +{ + int rc; + unsigned long reloff, hartid; + unsigned int nr_parent_irqs, index, nr_handlers =3D 0; + paddr_t base_addr; + unsigned int nr_mmios; + struct imsic_mmios *mmios; + struct imsic_msi *msi =3D NULL; + + /* Parse IMSIC node */ + rc =3D imsic_parse_node(node, &nr_parent_irqs, &nr_mmios); + /* + * If machine mode imsic node =3D> ignore it. + * If rc < 0 =3D> parsing of IMSIC DT node failed. + */ + if ( (rc =3D=3D IRQ_M_EXT) || (rc < 0) ) + return rc; + + /* Allocate MMIO resource array */ + mmios =3D xvzalloc_array(struct imsic_mmios, nr_mmios); + if ( !mmios ) + { + rc =3D -ENOMEM; + goto imsic_init_err; + } + + msi =3D xvzalloc_array(struct imsic_msi, nr_parent_irqs); + if ( !msi ) + { + rc =3D -ENOMEM; + goto imsic_init_err; + } + + /* Check MMIO register sets */ + for ( unsigned int i =3D 0; i < nr_mmios; i++ ) + { + unsigned int guest_bits =3D imsic_cfg.guest_index_bits; + unsigned long expected_mmio_size =3D + IMSIC_HART_SIZE(guest_bits) * nr_parent_irqs; + + rc =3D dt_device_get_address(node, i, &mmios[i].base_addr, + &mmios[i].size); + if ( rc ) + { + printk(XENLOG_ERR "%s: unable to parse MMIO regset %u\n", + node->name, i); + goto imsic_init_err; + } + + base_addr =3D mmios[i].base_addr; + base_addr &=3D ~(BIT(guest_bits + + imsic_cfg.hart_index_bits + + IMSIC_MMIO_PAGE_SHIFT, UL) - 1); + base_addr &=3D ~((BIT(imsic_cfg.group_index_bits, UL) - 1) << + imsic_cfg.group_index_shift); + if ( base_addr !=3D imsic_cfg.base_addr ) + { + rc =3D -EINVAL; + printk(XENLOG_ERR "%s: address mismatch for regset %u\n", + node->name, i); + goto imsic_init_err; + } + + if ( mmios[i].size !=3D expected_mmio_size ) + { + rc =3D -EINVAL; + printk(XENLOG_ERR "%s: IMSIC MMIO size is incorrect %ld, " + "expeced MMIO size: %ld\n", node->name, mmios[i].size, + expected_mmio_size); + goto imsic_init_err; + } + } + + /* Configure handlers for target CPUs */ + for ( unsigned int i =3D 0; i < nr_parent_irqs; i++ ) + { + unsigned long cpu; + + rc =3D imsic_get_parent_hartid(node, i, &hartid); + if ( rc ) + { + printk(XENLOG_WARNING "%s: cpu ID for parent irq%u not found\n= ", + node->name, i); + continue; + } + + cpu =3D hartid_to_cpuid(hartid); + + if ( cpu >=3D num_possible_cpus() ) + { + printk(XENLOG_WARNING "%s: unsupported hart ID=3D%#lx for pare= nt " + "irq%u\n", node->name, hartid, i); + continue; + } + + /* Find MMIO location of MSI page */ + reloff =3D i * BIT(imsic_cfg.guest_index_bits, UL) * IMSIC_MMIO_PA= GE_SZ; + for ( index =3D 0; index < nr_mmios; index++ ) + { + if ( reloff < mmios[index].size ) + break; + + /* + * MMIO region size may not be aligned to + * BIT(global->guest_index_bits) * IMSIC_MMIO_PAGE_SZ + * if holes are present. + */ + reloff -=3D ROUNDUP(mmios[index].size, + BIT(imsic_cfg.guest_index_bits, UL) * IMSIC_MMIO_PAG= E_SZ); + } + + if ( index =3D=3D nr_mmios ) + { + printk(XENLOG_WARNING "%s: MMIO not found for parent irq%u\n", + node->name, i); + continue; + } + + if ( !IS_ALIGNED(msi[cpu].base_addr + reloff, + IMSIC_MMIO_PAGE_SZ) ) + { + printk(XENLOG_WARNING "%s: MMIO address %#lx is not aligned on= " + "a page\n", node->name, msi[cpu].base_addr + reloff); + msi[cpu].offset =3D 0; + msi[cpu].base_addr =3D 0; + continue; + } + + msi[cpu].base_addr =3D mmios[index].base_addr; + msi[cpu].offset =3D reloff; + + nr_handlers++; + } + + if ( !nr_handlers ) + { + printk(XENLOG_ERR "%s: No CPU handlers found\n", node->name); + rc =3D -ENODEV; + goto imsic_init_err; + } + + imsic_cfg.msi =3D msi; + + XFREE(mmios); + + return 0; + + imsic_init_err: + XFREE(mmios); + XFREE(msi); + + return rc; +} diff --git a/xen/arch/riscv/include/asm/imsic.h b/xen/arch/riscv/include/as= m/imsic.h new file mode 100644 index 0000000000..9cd12365b1 --- /dev/null +++ b/xen/arch/riscv/include/asm/imsic.h @@ -0,0 +1,55 @@ +/* SPDX-License-Identifier: MIT */ + +/* + * xen/arch/riscv/include/asm/imsic.h + * + * RISC-V Incoming MSI Controller support + * + * (c) Microchip Technology Inc. + */ + +#ifndef ASM_RISCV_IMSIC_H +#define ASM_RISCV_IMSIC_H + +#include + +#define IMSIC_MMIO_PAGE_SHIFT 12 +#define IMSIC_MMIO_PAGE_SZ (1UL << IMSIC_MMIO_PAGE_SHIFT) + +#define IMSIC_MIN_ID 63 +#define IMSIC_MAX_ID 2047 + +struct imsic_msi { + paddr_t base_addr; + unsigned long offset; +}; + +struct imsic_config { + /* Base address */ + paddr_t base_addr; + + /* Bits representing Guest index, HART index, and Group index */ + unsigned int guest_index_bits; + unsigned int hart_index_bits; + unsigned int group_index_bits; + unsigned int group_index_shift; + + /* IMSIC phandle */ + unsigned int phandle; + + /* Number of parent irq */ + unsigned int nr_parent_irqs; + + /* Number off interrupt identities */ + unsigned int nr_ids; + + /* MSI */ + const struct imsic_msi *msi; +}; + +struct dt_device_node; +int imsic_init(const struct dt_device_node *node); + +const struct imsic_config *imsic_get_config(void); + +#endif /* ASM_RISCV_IMSIC_H */ diff --git a/xen/arch/riscv/include/asm/smp.h b/xen/arch/riscv/include/asm/= smp.h index eb58b6576b..57c8baa06c 100644 --- a/xen/arch/riscv/include/asm/smp.h +++ b/xen/arch/riscv/include/asm/smp.h @@ -3,6 +3,7 @@ #define ASM__RISCV__SMP_H =20 #include +#include #include =20 #include @@ -18,6 +19,18 @@ static inline unsigned long cpuid_to_hartid(unsigned lon= g cpuid) return pcpu_info[cpuid].hart_id; } =20 +static inline unsigned int hartid_to_cpuid(unsigned long hartid) +{ + for ( unsigned int cpuid =3D 0; cpuid < ARRAY_SIZE(pcpu_info); cpuid++= ) + { + if ( hartid =3D=3D cpuid_to_hartid(cpuid) ) + return cpuid; + } + + /* hartid isn't valid for some reason */ + return NR_CPUS; +} + static inline void set_cpuid_to_hartid(unsigned long cpuid, unsigned long hartid) { --=20 2.49.0