From nobody Wed May 1 19:22:11 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) client-ip=192.237.175.120; envelope-from=xen-devel-bounces@lists.xenproject.org; helo=lists.xenproject.org; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass(p=none dis=none) header.from=linutronix.de ARC-Seal: i=1; a=rsa-sha256; t=1635328238; cv=none; d=zohomail.com; s=zohoarc; b=FUf9r3JblM2f0yUGn4kkWGhK+l36L640FWUaoy1ElXwfOaWbJKdYcwScyuuIr1o00t/ScmDNS9DZYhzFHcXyGNsnxmOn93cEopdiiaWPNmf4E4eomnC15NG7vK9zsWLB7XmU7sR02Vb8c7MdBZW7SmzCARb5k7XnTt5dRYbKWno= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1635328238; h=Content-Type:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=R6HIFHpD6EcdYz7reZvQoCoHmuw7azptYwwiCQ/462A=; b=LcfUjnfSL8AEuafoQACmP6UYtYwUH5nxjgVfOmWwrrARiIT8iWI8gvA5xhHKFrihFfXdcrMSsDR6KOiCXnJKYEFkbjKEma1FT43oZZ1QVh7MtQME9XUTPFHy8tHNpbUCt2o/Vl+2ascVkHNgX9q6xvNW0d8j5+R8hshgBU9thLE= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of lists.xenproject.org designates 192.237.175.120 as permitted sender) smtp.mailfrom=xen-devel-bounces@lists.xenproject.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.xenproject.org (lists.xenproject.org [192.237.175.120]) by mx.zohomail.com with SMTPS id 1635328238242341.81922276656826; Wed, 27 Oct 2021 02:50:38 -0700 (PDT) Received: from list by lists.xenproject.org with outflank-mailman.216820.376570 (Exim 4.92) (envelope-from ) id 1mffZc-0002fJ-Vl; Wed, 27 Oct 2021 09:50:20 +0000 Received: by outflank-mailman (output) from mailman id 216820.376570; Wed, 27 Oct 2021 09:50:20 +0000 Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1mffZc-0002fC-Sl; Wed, 27 Oct 2021 09:50:20 +0000 Received: by outflank-mailman (input) for mailman id 216820; Wed, 27 Oct 2021 09:50:19 +0000 Received: from us1-rack-iad1.inumbo.com ([172.99.69.81]) by lists.xenproject.org with esmtp (Exim 4.92) (envelope-from ) id 1mffZb-0002et-5T for xen-devel@lists.xenproject.org; Wed, 27 Oct 2021 09:50:19 +0000 Received: from galois.linutronix.de (unknown [193.142.43.55]) by us1-rack-iad1.inumbo.com (Halon) with ESMTPS id 3a54ceac-a241-4598-8ce9-37dfa8ea536c; Wed, 27 Oct 2021 09:50:17 +0000 (UTC) X-Outflank-Mailman: Message body and most headers restored to incoming version X-BeenThere: xen-devel@lists.xenproject.org List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , Errors-To: xen-devel-bounces@lists.xenproject.org Precedence: list Sender: "Xen-devel" X-Inumbo-ID: 3a54ceac-a241-4598-8ce9-37dfa8ea536c From: Thomas Gleixner DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1635328216; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=R6HIFHpD6EcdYz7reZvQoCoHmuw7azptYwwiCQ/462A=; b=s5FI1XoOJnu3DWuAjQT9oMfvwzWnRyRjqgbREBvPHSIdBxd0Tt+btuL3eWpbAHJEozHQsk 5oCeOrUnC+GxJoz1NRwzZH+i1MZY6KRc2nQGeBTLsU3EM8o8CZuzcTOXMbfT52+uNpWHGU Zgn6VpT6KcNwYUvI7fevXm3Vx6GN7MlDitE+tAgok6ewuZFw1p+pHFWiBL0KHIbKVZg+wf XD1CHUPGEdgjwjEWii5/dUOLU/J/iPlQu671Oa5R2pnRfyKQFlsn0+qMyx0z6ta+zOxUyv ou54HCFpyd0hHUYIQPStT6lolTkFfUHIROMiikYNn2hRe9+kx+oRWTUN5BCTFA== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1635328216; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=R6HIFHpD6EcdYz7reZvQoCoHmuw7azptYwwiCQ/462A=; b=GjeNq8UVPat0Fum4HvNLZzqlAOxC37IV1okHyikLt5oTECPz45x+VmPxYQRujP+BrJq/eZ Zxp766A3FFhkeSCQ== To: Jason Andryuk , josef@oderland.se Cc: boris.ostrovsky@oracle.com, helgaas@kernel.org, jandryuk@gmail.com, jgross@suse.com, linux-pci@vger.kernel.org, maz@kernel.org, xen-devel@lists.xenproject.org, David Woodhouse Subject: [PATCH] PCI/MSI: Move non-mask check back into low level accessors In-Reply-To: <87fssmg8k4.ffs@tglx> References: <90277228-cf14-0cfa-c95e-d42e7d533353@oderland.se> <20211025012503.33172-1-jandryuk@gmail.com> <87fssmg8k4.ffs@tglx> Date: Wed, 27 Oct 2021 11:50:15 +0200 Message-ID: <87cznqg5k8.ffs@tglx> MIME-Version: 1.0 X-ZohoMail-DKIM: pass (identity @linutronix.de) X-ZM-MESSAGEID: 1635328239559100001 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The recent rework of PCI/MSI[X] masking moved the non-mask checks from the low level accessors into the higher level mask/unmask functions. This missed the fact that these accessors can be invoked from other places as well. The missing checks break XEN-PV which sets pci_msi_ignore_mask and also violates the virtual MSIX and the msi_attrib.maskbit protections. Instead of sprinkling checks all over the place, lift them back into the low level accessor functions. To avoid checking three different conditions combine them into one property of msi_desc::msi_attrib. Reported-by: Josef Johansson Fixes: fcacdfbef5a1 ("PCI/MSI: Provide a new set of mask and unmask functio= ns") Signed-off-by: Thomas Gleixner Cc: Jason Andryuk Cc: Marc Zyngier Cc: Bjorn Helgaas Cc: linux-pci@vger.kernel.org Cc: xen-devel Cc: Juergen Gross Cc: Boris Ostrovsky Cc: David Woodhouse --- drivers/pci/msi.c | 26 ++++++++++++++------------ include/linux/msi.h | 2 +- 2 files changed, 15 insertions(+), 13 deletions(-) --- a/drivers/pci/msi.c +++ b/drivers/pci/msi.c @@ -148,6 +148,9 @@ static noinline void pci_msi_update_mask raw_spinlock_t *lock =3D &desc->dev->msi_lock; unsigned long flags; =20 + if (!desc->msi_attrib.can_mask) + return; + raw_spin_lock_irqsave(lock, flags); desc->msi_mask &=3D ~clear; desc->msi_mask |=3D set; @@ -181,7 +184,8 @@ static void pci_msix_write_vector_ctrl(s { void __iomem *desc_addr =3D pci_msix_desc_addr(desc); =20 - writel(ctrl, desc_addr + PCI_MSIX_ENTRY_VECTOR_CTRL); + if (desc->msi_attrib.can_mask) + writel(ctrl, desc_addr + PCI_MSIX_ENTRY_VECTOR_CTRL); } =20 static inline void pci_msix_mask(struct msi_desc *desc) @@ -200,23 +204,17 @@ static inline void pci_msix_unmask(struc =20 static void __pci_msi_mask_desc(struct msi_desc *desc, u32 mask) { - if (pci_msi_ignore_mask || desc->msi_attrib.is_virtual) - return; - if (desc->msi_attrib.is_msix) pci_msix_mask(desc); - else if (desc->msi_attrib.maskbit) + else pci_msi_mask(desc, mask); } =20 static void __pci_msi_unmask_desc(struct msi_desc *desc, u32 mask) { - if (pci_msi_ignore_mask || desc->msi_attrib.is_virtual) - return; - if (desc->msi_attrib.is_msix) pci_msix_unmask(desc); - else if (desc->msi_attrib.maskbit) + else pci_msi_unmask(desc, mask); } =20 @@ -484,7 +482,8 @@ msi_setup_entry(struct pci_dev *dev, int entry->msi_attrib.is_64 =3D !!(control & PCI_MSI_FLAGS_64BIT); entry->msi_attrib.is_virtual =3D 0; entry->msi_attrib.entry_nr =3D 0; - entry->msi_attrib.maskbit =3D !!(control & PCI_MSI_FLAGS_MASKBIT); + entry->msi_attrib.can_mask =3D !pci_msi_ignore_mask && + !!(control & PCI_MSI_FLAGS_MASKBIT); entry->msi_attrib.default_irq =3D dev->irq; /* Save IOAPIC IRQ */ entry->msi_attrib.multi_cap =3D (control & PCI_MSI_FLAGS_QMASK) >> 1; entry->msi_attrib.multiple =3D ilog2(__roundup_pow_of_two(nvec)); @@ -495,7 +494,7 @@ msi_setup_entry(struct pci_dev *dev, int entry->mask_pos =3D dev->msi_cap + PCI_MSI_MASK_32; =20 /* Save the initial mask status */ - if (entry->msi_attrib.maskbit) + if (entry->msi_attrib.can_mask) pci_read_config_dword(dev, entry->mask_pos, &entry->msi_mask); =20 out: @@ -638,10 +637,13 @@ static int msix_setup_entries(struct pci entry->msi_attrib.is_virtual =3D entry->msi_attrib.entry_nr >=3D vec_count; =20 + entry->msi_attrib.can_mask =3D !pci_msi_ignore_mask && + !entry->msi_attrib.is_virtual; + entry->msi_attrib.default_irq =3D dev->irq; entry->mask_base =3D base; =20 - if (!entry->msi_attrib.is_virtual) { + if (!entry->msi_attrib.can_mask) { addr =3D pci_msix_desc_addr(entry); entry->msix_ctrl =3D readl(addr + PCI_MSIX_ENTRY_VECTOR_CTRL); } --- a/include/linux/msi.h +++ b/include/linux/msi.h @@ -148,7 +148,7 @@ struct msi_desc { u8 is_msix : 1; u8 multiple : 3; u8 multi_cap : 3; - u8 maskbit : 1; + u8 can_mask : 1; u8 is_64 : 1; u8 is_virtual : 1; u16 entry_nr;