From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391523597675.8111127682779; Mon, 8 Sep 2025 21:18:43 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 37FDF40448; Tue, 9 Sep 2025 04:18:41 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fhigh-b3-smtp.messagingengine.com [202.12.124.154]) by coreboot.org (Postfix) with ESMTP id 6D6D140293 for ; Tue, 9 Sep 2025 04:18:02 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfhigh.stl.internal (Postfix) with ESMTP id CF1E97A0171; Tue, 9 Sep 2025 00:18:00 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-03.internal (MEProxy); Tue, 09 Sep 2025 00:18:00 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:17:59 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391480; x=1757477880; bh=/D4k+xdpBLnHgGg47/1XASBgV8Hn6yniMGf6rZtCfCg=; b= N2BR6cRsPzdvzdykQTGl7o4i+Gj6W/rPfGLHfr9uZdDQiztzCDf62wt+aezTmU7N TL3kTtiKgs40PbJ5CSJR4DkiGRImNjuLMAr9Y3zjAg36ID5wJpEEgBxKPXJLyUFv WGOwitULDygKAGVpRIDrvzusXLJ64jUc2UJyXPY4lbz9EObxBDGe4vD034sqOsYu HrFmKIcGdimuKVvw1iE+SyKdr5PZSMT7R1+eE3mBdymP4+qyp+gj8ontaeC3T/zg t8EKNAhcuSSjXb2yVqWg+a6bAmI1cMONvhYJK7O5WGK7GfAj0gcQISYmSLueldIK W25Pz1bZ8psV523XlukWDA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391480; x= 1757477880; bh=/D4k+xdpBLnHgGg47/1XASBgV8Hn6yniMGf6rZtCfCg=; b=g fwXuQImfC49KmRoJayvaXjGjdqf8OpL+DfDzv9+qr30OHpGN950wekurCrIYpam5 Zk0TL0++lIHn8oSubFLWsjaVt6XmvqmElOVQ5BuINGuPS9/UYtwthVKC35IxdUUj c/MU5jMeTSDp3+6EjJNHLX28XhU1wZ7TkOQgqC/AN4r+5yr8IMduLvcF8208UeCB /WNjGrsTYwz0HCvQJsBLu8VfB6n3ejBzR4QDPYxowyYl1hAgNccLB1hUYvTBJ5R1 tgFpw/lasntnXG01x8q88CMTqXbu5by7Xkx6UY0vDJsHs5dYMzJTNiakZCSoLSRh IBBGvfdilcTGyQYgc80ng== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenucfjug hrpefhfffugggtgffkfhgjvfevofesthekredtredtjeenucfhrhhomheplfhirgiguhhn ucgjrghnghcuoehjihgrgihunhdrhigrnhhgsehflhihghhorghtrdgtohhmqeenucggtf frrghtthgvrhhnpeevveetheeggfegjeekjedttdetueeludehveejgfejtedvhfdugeet gfelhfevkeenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrihhlfhhroh hmpehjihgrgihunhdrhigrnhhgsehflhihghhorghtrdgtohhmpdhnsggprhgtphhtthho peefpdhmohguvgepshhmthhpohhuthdprhgtphhtthhopehsvggrsghiohhssehsvggrsg hiohhsrdhorhhgpdhrtghpthhtohepjhhirgiguhhnrdihrghnghesfhhlhihgohgrthdr tghomhdprhgtphhtthhopehphhhilhhmugeslhhinhgrrhhordhorhhg X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:17:54 +0000 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Message-Id: <20250909-build-v3-1-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: 2U2TVXJOT24KZHMLXVQ3OM4CZ6JEJY3G X-Message-ID-Hash: 2U2TVXJOT24KZHMLXVQ3OM4CZ6JEJY3G X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 1/9] Remove remaining ACPI tooling bits List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391525900124100 Builtin ACPI support was removed before. Now clean remaining tooling bits. Fixes: 35aa9a72c279 ("drop obsolete acpi table code") Signed-off-by: Jiaxun Yang Reviewed-by: Philippe Mathieu-Daud=C3=A9 --- Makefile | 3 +- scripts/acpi_extract.py | 366 ---------------------------------= ---- scripts/acpi_extract_preprocess.py | 41 ----- 3 files changed, 1 insertion(+), 409 deletions(-) diff --git a/Makefile b/Makefile index 4ccc2bee8129b1f1d49f61559533fdbdf6e1ddd8..01f42ec334591be5c6ed58c6bbe= 478de01f4b26d 100644 --- a/Makefile +++ b/Makefile @@ -24,7 +24,6 @@ OBJDUMP=3D$(CROSS_PREFIX)objdump STRIP=3D$(CROSS_PREFIX)strip PYTHON=3Dpython CPP=3Dcpp -IASL:=3Diasl LD32BIT_FLAG:=3D-melf_i386 =20 # Source files @@ -111,7 +110,7 @@ all: $(target-y) ################ Common build rules =20 # Verify the build environment works. -TESTGCC:=3D$(shell OUT=3D"$(OUT)" CC=3D"$(CC)" LD=3D"$(LD)" IASL=3D"$(IASL= )" scripts/test-build.sh) +TESTGCC:=3D$(shell OUT=3D"$(OUT)" CC=3D"$(CC)" LD=3D"$(LD)" scripts/test-b= uild.sh) ifeq "$(TESTGCC)" "-1" $(error "Please upgrade the build environment") endif diff --git a/scripts/acpi_extract.py b/scripts/acpi_extract.py deleted file mode 100755 index 3ed863b6a79412a1276bb905d08f92bd677e9e09..000000000000000000000000000= 0000000000000 --- a/scripts/acpi_extract.py +++ /dev/null @@ -1,366 +0,0 @@ -#!/usr/bin/python -# Copyright (C) 2011 Red Hat, Inc., Michael S. Tsirkin -# -# This file may be distributed under the terms of the GNU GPLv3 license. - -# Process mixed ASL/AML listing (.lst file) produced by iasl -l -# Locate and execute ACPI_EXTRACT directives, output offset info -#=20 -# Documentation of ACPI_EXTRACT_* directive tags: -#=20 -# These directive tags output offset information from AML for BIOS runtime -# table generation. -# Each directive is of the form: -# ACPI_EXTRACT_ (...) -# and causes the extractor to create an array -# named with offset, in the generated AML, -# of an object of a given type in the following . -#=20 -# A directive must fit on a single code line. -#=20 -# Object type in AML is verified, a mismatch causes a build failure. -#=20 -# Directives and operators currently supported are: -# ACPI_EXTRACT_NAME_DWORD_CONST - extract a Dword Const object from Name() -# ACPI_EXTRACT_NAME_WORD_CONST - extract a Word Const object from Name() -# ACPI_EXTRACT_NAME_BYTE_CONST - extract a Byte Const object from Name() -# ACPI_EXTRACT_METHOD_STRING - extract a NameString from Method() -# ACPI_EXTRACT_NAME_STRING - extract a NameString from Name() -# ACPI_EXTRACT_PROCESSOR_START - start of Processor() block -# ACPI_EXTRACT_PROCESSOR_STRING - extract a NameString from Processor() -# ACPI_EXTRACT_PROCESSOR_END - offset at last byte of Processor() + 1 -# ACPI_EXTRACT_DEVICE_START - start of Device() block -# ACPI_EXTRACT_DEVICE_STRING - extract a NameString from Device() -# ACPI_EXTRACT_DEVICE_END - offset at last byte of Device() + 1 -# ACPI_EXTRACT_PKG_START - start of Package block -# -# ACPI_EXTRACT_ALL_CODE - create an array storing the generated AML byteco= de -#=20 -# ACPI_EXTRACT is not allowed anywhere else in code, except in comments. - -import re -import sys -import fileinput - -aml =3D [] -asl =3D [] -output =3D {} -debug =3D "" - -class asl_line: - line =3D None - lineno =3D None - aml_offset =3D None - -def die(diag): - sys.stderr.write("Error: %s; %s\n" % (diag, debug)) - sys.exit(1) - -#Store an ASL command, matching AML offset, and input line (for debugging) -def add_asl(lineno, line): - l =3D asl_line() - l.line =3D line - l.lineno =3D lineno - l.aml_offset =3D len(aml) - asl.append(l) - -#Store an AML byte sequence -#Verify that offset output by iasl matches # of bytes so far -def add_aml(offset, line): - o =3D int(offset, 16) - # Sanity check: offset must match size of code so far - if (o !=3D len(aml)): - die("Offset 0x%x !=3D 0x%x" % (o, len(aml))) - # Strip any trailing dots and ASCII dump after " - line =3D re.sub(r'\s*\.*\s*".*$', "", line) - # Strip traling whitespace - line =3D re.sub(r'\s+$', "", line) - # Strip leading whitespace - line =3D re.sub(r'^\s+', "", line) - # Split on whitespace - code =3D re.split(r'\s+', line) - for c in code: - # Require a legal hex number, two digits - if (not(re.search(r'^[0-9A-Fa-f][0-9A-Fa-f]$', c))): - die("Unexpected octet %s" % c) - aml.append(int(c, 16)) - -# Process aml bytecode array, decoding AML -def aml_pkglen_bytes(offset): - # PkgLength can be multibyte. Bits 8-7 give the # of extra bytes. - pkglenbytes =3D aml[offset] >> 6 - return pkglenbytes + 1 - -def aml_pkglen(offset): - pkgstart =3D offset - pkglenbytes =3D aml_pkglen_bytes(offset) - pkglen =3D aml[offset] & 0x3F - # If multibyte, first nibble only uses bits 0-3 - if ((pkglenbytes > 1) and (pkglen & 0x30)): - die("PkgLen bytes 0x%x but first nibble 0x%x expected 0x0X" % - (pkglen, pkglen)) - offset +=3D 1 - pkglenbytes -=3D 1 - for i in range(pkglenbytes): - pkglen |=3D aml[offset + i] << (i * 8 + 4) - if (len(aml) < pkgstart + pkglen): - die("PckgLen 0x%x at offset 0x%x exceeds AML size 0x%x" % - (pkglen, offset, len(aml))) - return pkglen - -# Given method offset, find its NameString offset -def aml_method_string(offset): - #0x14 MethodOp PkgLength NameString MethodFlags TermList - if (aml[offset] !=3D 0x14): - die( "Method offset 0x%x: expected 0x14 actual 0x%x" % - (offset, aml[offset])) - offset +=3D 1 - pkglenbytes =3D aml_pkglen_bytes(offset) - offset +=3D pkglenbytes - return offset - -# Given name offset, find its NameString offset -def aml_name_string(offset): - #0x08 NameOp NameString DataRef - if (aml[offset] !=3D 0x08): - die( "Name offset 0x%x: expected 0x08 actual 0x%x" % - (offset, aml[offset])) - offset +=3D 1 - # Block Name Modifier. Skip it. - if (aml[offset] =3D=3D 0x5c or aml[offset] =3D=3D 0x5e): - offset +=3D 1 - return offset - -# Given data offset, find 8 byte buffer offset -def aml_data_buffer8(offset): - #0x08 NameOp NameString DataRef - expect =3D [0x11, 0x0B, 0x0A, 0x08] - if (aml[offset:offset+4] !=3D expect): - die( "Name offset 0x%x: expected %s actual %s" % - (offset, aml[offset:offset+4], expect)) - return offset + len(expect) - -# Given data offset, find dword const offset -def aml_data_dword_const(offset): - #0x08 NameOp NameString DataRef - if (aml[offset] !=3D 0x0C): - die( "Name offset 0x%x: expected 0x0C actual 0x%x" % - (offset, aml[offset])) - return offset + 1 - -# Given data offset, find word const offset -def aml_data_word_const(offset): - #0x08 NameOp NameString DataRef - if (aml[offset] !=3D 0x0B): - die( "Name offset 0x%x: expected 0x0B actual 0x%x" % - (offset, aml[offset])) - return offset + 1 - -# Given data offset, find byte const offset -def aml_data_byte_const(offset): - #0x08 NameOp NameString DataRef - if (aml[offset] !=3D 0x0A): - die( "Name offset 0x%x: expected 0x0A actual 0x%x" % - (offset, aml[offset])) - return offset + 1 - -# Find name'd buffer8 -def aml_name_buffer8(offset): - return aml_data_buffer8(aml_name_string(offset) + 4) - -# Given name offset, find dword const offset -def aml_name_dword_const(offset): - return aml_data_dword_const(aml_name_string(offset) + 4) - -# Given name offset, find word const offset -def aml_name_word_const(offset): - return aml_data_word_const(aml_name_string(offset) + 4) - -# Given name offset, find byte const offset -def aml_name_byte_const(offset): - return aml_data_byte_const(aml_name_string(offset) + 4) - -def aml_device_start(offset): - #0x5B 0x82 DeviceOp PkgLength NameString - if ((aml[offset] !=3D 0x5B) or (aml[offset + 1] !=3D 0x82)): - die( "Name offset 0x%x: expected 0x5B 0x82 actual 0x%x 0x%x" % - (offset, aml[offset], aml[offset + 1])) - return offset - -def aml_device_string(offset): - #0x5B 0x82 DeviceOp PkgLength NameString - start =3D aml_device_start(offset) - offset +=3D 2 - pkglenbytes =3D aml_pkglen_bytes(offset) - offset +=3D pkglenbytes - return offset - -def aml_device_end(offset): - start =3D aml_device_start(offset) - offset +=3D 2 - pkglenbytes =3D aml_pkglen_bytes(offset) - pkglen =3D aml_pkglen(offset) - return offset + pkglen - -def aml_processor_start(offset): - #0x5B 0x83 ProcessorOp PkgLength NameString ProcID - if ((aml[offset] !=3D 0x5B) or (aml[offset + 1] !=3D 0x83)): - die( "Name offset 0x%x: expected 0x5B 0x83 actual 0x%x 0x%x" % - (offset, aml[offset], aml[offset + 1])) - return offset - -def aml_processor_string(offset): - #0x5B 0x83 ProcessorOp PkgLength NameString ProcID - start =3D aml_processor_start(offset) - offset +=3D 2 - pkglenbytes =3D aml_pkglen_bytes(offset) - offset +=3D pkglenbytes - return offset - -def aml_processor_end(offset): - start =3D aml_processor_start(offset) - offset +=3D 2 - pkglenbytes =3D aml_pkglen_bytes(offset) - pkglen =3D aml_pkglen(offset) - return offset + pkglen - -def aml_package_start(offset): - offset =3D aml_name_string(offset) + 4 - # 0x12 PkgLength NumElements PackageElementList - if (aml[offset] !=3D 0x12): - die( "Name offset 0x%x: expected 0x12 actual 0x%x" % - (offset, aml[offset])) - offset +=3D 1 - return offset + aml_pkglen_bytes(offset) + 1 - -def get_value_type(maxvalue): - #Use type large enough to fit the table - if (maxvalue >=3D 0x10000): - return "int" - elif (maxvalue >=3D 0x100): - return "short" - else: - return "char" - -def main(): - global debug - lineno =3D 0 - for line in fileinput.input(): - # Strip trailing newline - line =3D line.rstrip() - # line number and debug string to output in case of errors - lineno =3D lineno + 1 - debug =3D "input line %d: %s" % (lineno, line) - #ASL listing: space, then line#, then ...., then code - pasl =3D re.compile('^\s+([0-9]+)(:\s\s|\.\.\.\.)\s*') - m =3D pasl.search(line) - if (m): - add_asl(lineno, pasl.sub("", line)) - # AML listing: offset in hex, then ...., then code - paml =3D re.compile('^([0-9A-Fa-f]+)(:\s\s|\.\.\.\.)\s*') - m =3D paml.search(line) - if (m): - add_aml(m.group(1), paml.sub("", line)) - - # Now go over code - # Track AML offset of a previous non-empty ASL command - prev_aml_offset =3D -1 - for i in range(len(asl)): - debug =3D "input line %d: %s" % (asl[i].lineno, asl[i].line) - - l =3D asl[i].line - - # skip if not an extract directive - a =3D len(re.findall(r'ACPI_EXTRACT', l)) - if (not a): - # If not empty, store AML offset. Will be used for sanity chec= ks - # IASL seems to put {}. at random places in the listing. - # Ignore any non-words for the purpose of this test. - m =3D re.search(r'\w+', l) - if (m): - prev_aml_offset =3D asl[i].aml_offset - continue - - if (a > 1): - die("Expected at most one ACPI_EXTRACT per line, actual %d" % = a) - - mext =3D re.search(r''' - ^\s* # leading whitespace - /\*\s* # start C comment - (ACPI_EXTRACT_\w+) # directive: group(1) - \s+ # whitspace separates directive from array n= ame - (\w+) # array name: group(2) - \s*\*/ # end of C comment - \s*$ # trailing whitespace - ''', l, re.VERBOSE) - if (not mext): - die("Stray ACPI_EXTRACT in input") - - # previous command must have produced some AML, - # otherwise we are in a middle of a block - if (prev_aml_offset =3D=3D asl[i].aml_offset): - die("ACPI_EXTRACT directive in the middle of a block") - - directive =3D mext.group(1) - array =3D mext.group(2) - offset =3D asl[i].aml_offset - - if (directive =3D=3D "ACPI_EXTRACT_ALL_CODE"): - if array in output: - die("%s directive used more than once" % directive) - output[array] =3D aml - continue - if (directive =3D=3D "ACPI_EXTRACT_NAME_BUFFER8"): - offset =3D aml_name_buffer8(offset) - elif (directive =3D=3D "ACPI_EXTRACT_NAME_DWORD_CONST"): - offset =3D aml_name_dword_const(offset) - elif (directive =3D=3D "ACPI_EXTRACT_NAME_WORD_CONST"): - offset =3D aml_name_word_const(offset) - elif (directive =3D=3D "ACPI_EXTRACT_NAME_BYTE_CONST"): - offset =3D aml_name_byte_const(offset) - elif (directive =3D=3D "ACPI_EXTRACT_NAME_STRING"): - offset =3D aml_name_string(offset) - elif (directive =3D=3D "ACPI_EXTRACT_METHOD_STRING"): - offset =3D aml_method_string(offset) - elif (directive =3D=3D "ACPI_EXTRACT_DEVICE_START"): - offset =3D aml_device_start(offset) - elif (directive =3D=3D "ACPI_EXTRACT_DEVICE_STRING"): - offset =3D aml_device_string(offset) - elif (directive =3D=3D "ACPI_EXTRACT_DEVICE_END"): - offset =3D aml_device_end(offset) - elif (directive =3D=3D "ACPI_EXTRACT_PROCESSOR_START"): - offset =3D aml_processor_start(offset) - elif (directive =3D=3D "ACPI_EXTRACT_PROCESSOR_STRING"): - offset =3D aml_processor_string(offset) - elif (directive =3D=3D "ACPI_EXTRACT_PROCESSOR_END"): - offset =3D aml_processor_end(offset) - elif (directive =3D=3D "ACPI_EXTRACT_PKG_START"): - offset =3D aml_package_start(offset) - else: - die("Unsupported directive %s" % directive) - - if array not in output: - output[array] =3D [] - output[array].append(offset) - - debug =3D "at end of file" - - # Pretty print output - outstrs =3D ["/* DO NOT EDIT! This is an autogenerated file." - " See scripts/acpi_extract.py. */"] - for array in output.keys(): - otype =3D get_value_type(max(output[array])) - outstrs.append("static unsigned %s %s[] =3D {" % (otype, array)) - odata =3D [] - for value in output[array]: - odata.append("0x%02x" % value) - if len(odata) >=3D 8: - outstrs.append(" %s," % (', '.join(odata),)) - del odata[:] - outstrs.append(" %s" % (', '.join(odata),)) - outstrs.append('};') - outstrs.append('') - sys.stdout.write('\n'.join(outstrs)) - -if __name__ =3D=3D '__main__': - main() diff --git a/scripts/acpi_extract_preprocess.py b/scripts/acpi_extract_prep= rocess.py deleted file mode 100755 index 2698118406d97c164783335c7fb6cbfa6239183b..000000000000000000000000000= 0000000000000 --- a/scripts/acpi_extract_preprocess.py +++ /dev/null @@ -1,41 +0,0 @@ -#!/usr/bin/python -# Copyright (C) 2011 Red Hat, Inc., Michael S. Tsirkin -# -# This file may be distributed under the terms of the GNU GPLv3 license. - -# Read a preprocessed ASL listing and put each ACPI_EXTRACT -# directive in a comment, to make iasl skip it. -# We also put each directive on a new line, the machinery -# in scripts/acpi_extract.py requires this. - -import re -import sys -import fileinput - -def die(diag): - sys.stderr.write("Error: %s\n" % (diag)) - sys.exit(1) - -# Note: () around pattern make split return matched string as part of list -psplit =3D re.compile(r''' ( - \b # At word boundary - ACPI_EXTRACT_\w+ # directive - \s+ # some whitespace - \w+ # array name - )''', re.VERBOSE) - -lineno =3D 0 -for line in fileinput.input(): - # line number and debug string to output in case of errors - lineno =3D lineno + 1 - debug =3D "input line %d: %s" % (lineno, line.rstrip()) - - s =3D psplit.split(line) - # The way split works, each odd item is the matching ACPI_EXTRACT dire= ctive. - # Put each in a comment, and on a line by itself. - for i in range(len(s)): - if (i % 2): - sys.stdout.write("\n/* %s */\n" % s[i]) - else: - sys.stdout.write(s[i]) - --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391541729687.8165246552766; Mon, 8 Sep 2025 21:19:01 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 9DAFF403AF; Tue, 9 Sep 2025 04:18:59 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fout-b1-smtp.messagingengine.com [202.12.124.144]) by coreboot.org (Postfix) with ESMTP id A860D40293 for ; Tue, 9 Sep 2025 04:18:03 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfout.stl.internal (Postfix) with ESMTP id 7E9951D001B3; Tue, 9 Sep 2025 00:18:02 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-10.internal (MEProxy); Tue, 09 Sep 2025 00:18:02 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:01 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391482; x=1757477882; bh=DPeUYdRIPshbQvnO/h34mi8k/2csdq3GlSF3Ws9FHFo=; b= jneVmiLsSeRiBbhq8KGaF/c/pHqnD7MK45vZNe3ONE6Hhv3Zze+N+5CXpNKY5Cqv 7Wx1vdXBDwBefEBOnv0tPT2fbuDv4dvOasJBm/12n6AzDKdPt/yNPjjGJRiGhvfs OrbS3jJkZnpJmTo8rNF0nFU9V5JcXSPO15dxV3jtYYYeGs1eklk1QWujpr2BzNWE N4xqiPDblpR8bfZQkq6YIOBAtr1RX7fjNicjnTh25qzci92kn5CYvnI/6miijuRM QxKzFySLnzqgbG0nfv+y2uNCKyiEpJJMXzCBfBdVZP8LeOGAW09ma/rGjM4f680w 5w0hRh4jfrzXcNwCDna8CQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391482; x= 1757477882; bh=DPeUYdRIPshbQvnO/h34mi8k/2csdq3GlSF3Ws9FHFo=; b=i icTTwgzCAFwFbgUi6q/6PIIa8GtNfsmq7qGHjsPKUWnafj3o20gLkTP7BoJPfD1C OfNKTQExnKoGSNkYxSOmCKYauA+BLjIK8d+58XapIiuJoWjz/DwjIcg5DZA6AoUt WLCZ8fjei6tgqBPOksHRWuuvTZej167hjMdN+S4lJ7HkZdaFNhD/Hst1E6BWDUu2 /8jNXRdBZ1cFuA9zsS7WWd6UZHJscy823pF5fzKwdhaQh8n7vMPqsFW9NhqnOeTE +00ZppH9mSLj8bln61ukm/XE4MvCiRB+mPB9X0LeSekCrdvi0FeYRSkDXfNIL+RI mRockGOR44Jr09OABca+w== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepvdekiefhfeevkeeuveetfe elffekgedugefhtdduudeghfeuveegffegudekjeelnecuvehluhhsthgvrhfuihiivgep tdenucfrrghrrghmpehmrghilhhfrhhomhepjhhirgiguhhnrdihrghnghesfhhlhihgoh grthdrtghomhdpnhgspghrtghpthhtohepvddpmhhouggvpehsmhhtphhouhhtpdhrtghp thhtohepshgvrggsihhoshesshgvrggsihhoshdrohhrghdprhgtphhtthhopehjihgrgi hunhdrhigrnhhgsehflhihghhorghtrdgtohhm X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:17:55 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-2-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: VMP6SQTORBYDV4I5D37PNHO77GA5Y7HP X-Message-ID-Hash: VMP6SQTORBYDV4I5D37PNHO77GA5Y7HP X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 2/9] Makefile: Don't use $(CC) as default $(HOSTCC) List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: --- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391543793124100 Content-Type: text/plain; charset="utf-8" In context of cross compiling, $(CC) refers to compiler to generate target binary, we can't assume $(CC) is capable to generate host binary. Set default HOSTCC to cc, and make override of CC unconditional. Signed-off-by: Jiaxun Yang --- Makefile | 7 +++---- 1 file changed, 3 insertions(+), 4 deletions(-) diff --git a/Makefile b/Makefile index 01f42ec334591be5c6ed58c6bbe478de01f4b26d..1e03a0e5af9a974b0c8c0c8c952= 69b7635737315 100644 --- a/Makefile +++ b/Makefile @@ -8,15 +8,14 @@ OUT=3Dout/ =20 # Common command definitions -export HOSTCC :=3D $(CC) +export HOSTCC :=3D cc export CONFIG_SHELL :=3D sh export KCONFIG_AUTOHEADER :=3D autoconf.h export KCONFIG_CONFIG :=3D $(CURDIR)/.config export LC_ALL :=3D C -CROSS_PREFIX=3D -ifneq ($(CROSS_PREFIX),) + +CROSS_PREFIX :=3D CC=3D$(CROSS_PREFIX)gcc -endif AS=3D$(CROSS_PREFIX)as LD=3D$(CROSS_PREFIX)ld OBJCOPY=3D$(CROSS_PREFIX)objcopy --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391561888398.6754044717919; Mon, 8 Sep 2025 21:19:21 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id DDE8E4045F; Tue, 9 Sep 2025 04:19:19 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fout-b1-smtp.messagingengine.com [202.12.124.144]) by coreboot.org (Postfix) with ESMTP id 77485403B2 for ; Tue, 9 Sep 2025 04:18:05 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfout.stl.internal (Postfix) with ESMTP id 537131D001B3; Tue, 9 Sep 2025 00:18:04 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-05.internal (MEProxy); Tue, 09 Sep 2025 00:18:04 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:02 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391484; x=1757477884; bh=oXoKRkOtDo2Y1/xIzCP/nbWbX2DX17/px2AuXEdHDak=; b= ah2KnscJdF7aLJtz7JMocI3ORoqx2Q8+PoDeoqL/28aZtDqwA02EaB1HZBMO8uNk e3novZz5rQM1kfFuoUE/phw0lb17LdbKa7S1Wz8hrIgAHvf6mdqoiJiW0+q4an+o NWncmwvIaoV6ejND/TW9q7hgL98Znyhso9t+U6aVCIAc3y0Nsk6PF3J6mJwOrIPl ioZZjXrw1jKh9HrfB2yHiMaNpcUgmlX8piiO81YJvhby9gSJS7KXD6oaLMsajpZZ tN/HgiB9U9c0ge0QWMhAsA75aIJKJsxJ51flCl9MGL5vL4hOAVBamav0ii6KweHq bP6e9Ui1zkhcAmM0Qq/lqQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391484; x= 1757477884; bh=oXoKRkOtDo2Y1/xIzCP/nbWbX2DX17/px2AuXEdHDak=; b=S qOPuvGu7eyzZteIpA2V7ZXAmwyInAjv/hxYZOtdd82zYLCSCHsuL++SgpN+urP2W XVw0LASA1t/6l/sZHrAlSyAPxn92nRNdVV8zsNEVeeNauBQTCrAJPVXV70Qfo4U2 sO4lYY0VtlXNh58cOqdjCqUvyztTLkAKuHP5ssKk2gmgvtJjcMIKy1nN2V8mx98f 4xX2iMjDy+vxJC3vptqQdpDcHrjjbFzR3ox8Gy2LoSpyDlC6Mx8QNmn9Qm0gyOKh 4vQiGjn6jwvfU7nSxGY68UTWCmXT/mQlND3y2k7+OqkFMszHIkRqun2VYRWGMr25 oqViwqgr0sDo7LV2fGNAQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenucfjug hrpefhfffugggtgffkfhgjvfevofesthejredtredtjeenucfhrhhomheplfhirgiguhhn ucgjrghnghcuoehjihgrgihunhdrhigrnhhgsehflhihghhorghtrdgtohhmqeenucggtf frrghtthgvrhhnpedvkeeihfefveekueevteefleffkeegudeghfdtuddugefhueevgeff gedukeejleenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrihhlfhhroh hmpehjihgrgihunhdrhigrnhhgsehflhihghhorghtrdgtohhmpdhnsggprhgtphhtthho peefpdhmohguvgepshhmthhpohhuthdprhgtphhtthhopehsvggrsghiohhssehsvggrsg hiohhsrdhorhhgpdhrtghpthhtohepjhhirgiguhhnrdihrghnghesfhhlhihgohgrthdr tghomhdprhgtphhtthhopehpmhgvnhiivghlsehmohhlghgvnhdrmhhpghdruggv X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:17:56 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-3-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: 5OVQ65HFNSZEX3CN5U2WVFNTRSXLXEGS X-Message-ID-Hash: 5OVQ65HFNSZEX3CN5U2WVFNTRSXLXEGS X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang , Paul Menzel X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 3/9] Makefile: Invoke preprocessor and assembler with CC List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391564300124100 Content-Type: text/plain; charset="utf-8" Our build system was using host CPP preprocessor which is not guaranteed to have necessaey target macros set, convert to use target CC to invoke preprocessor. The same change is applied to assembler as well for simplicity. Signed-off-by: Jiaxun Yang Reviewed-by: Paul Menzel --- Makefile | 8 +++----- 1 file changed, 3 insertions(+), 5 deletions(-) diff --git a/Makefile b/Makefile index 1e03a0e5af9a974b0c8c0c8c95269b7635737315..f2f4ebc5b69be1d4b9ecfc99b63= f09ecaecd9474 100644 --- a/Makefile +++ b/Makefile @@ -16,13 +16,11 @@ export LC_ALL :=3D C =20 CROSS_PREFIX :=3D CC=3D$(CROSS_PREFIX)gcc -AS=3D$(CROSS_PREFIX)as LD=3D$(CROSS_PREFIX)ld OBJCOPY=3D$(CROSS_PREFIX)objcopy OBJDUMP=3D$(CROSS_PREFIX)objdump STRIP=3D$(CROSS_PREFIX)strip PYTHON=3Dpython -CPP=3Dcpp LD32BIT_FLAG:=3D-melf_i386 =20 # Source files @@ -141,7 +139,7 @@ $(OUT)%.o: %.c $(OUT)autoconf.h =20 $(OUT)%.lds: %.lds.S @echo " Precompiling $@" - $(Q)$(CPP) $(CPPFLAGS) -D__ASSEMBLY__ $< -o $@ + $(Q)$(CC) -E $(COMMONCFLAGS) $(CPPFLAGS) -D__ASSEMBLY__ $< -o $@ =20 =20 ################ Main BIOS build rules @@ -164,7 +162,7 @@ $(OUT)romlayout.o: src/romlayout.S $(OUT)autoconf.h $(O= UT)asm-offsets.h =20 $(OUT)romlayout16.lds: $(OUT)ccode32flat.o $(OUT)code32seg.o $(OUT)ccode16= .o $(OUT)romlayout.o src/version.c scripts/layoutrom.py scripts/buildversio= n.py @echo " Building ld scripts" - $(Q)$(PYTHON) ./scripts/buildversion.py -e "$(EXTRAVERSION)" -t "$(CC);$(= AS);$(LD);$(OBJCOPY);$(OBJDUMP);$(STRIP)" $(OUT)autoversion.h + $(Q)$(PYTHON) ./scripts/buildversion.py -e "$(EXTRAVERSION)" -t "$(CC);$(= LD);$(OBJCOPY);$(OBJDUMP);$(STRIP)" $(OUT)autoversion.h $(Q)$(CC) $(CFLAGS32FLAT) -c src/version.c -o $(OUT)version.o $(Q)$(LD) $(LD32BIT_FLAG) -r $(OUT)ccode32flat.o $(OUT)version.o -o $(OUT= )code32flat.o $(Q)$(LD) $(LD32BIT_FLAG) -r $(OUT)ccode16.o $(OUT)romlayout.o -o $(OUT)c= ode16.o @@ -225,7 +223,7 @@ $(OUT)vgaccode16.raw.s: $(OUT)autoconf.h $(patsubst %.c= , $(OUT)%.o,$(SRCVGA)) ; $(OUT)vgaccode16.o: $(OUT)vgaccode16.raw.s scripts/vgafixup.py @echo " Fixup VGA rom assembler" $(Q)$(PYTHON) ./scripts/vgafixup.py $< $(OUT)vgaccode16.s - $(Q)$(AS) --32 src/code16gcc.s $(OUT)vgaccode16.s -o $@ + $(Q)$(CC) -c $(CFLAGS16) $(OUT)vgaccode16.s -o $@ else $(OUT)vgaccode16.o: $(OUT)autoconf.h $(patsubst %.c, $(OUT)%.o,$(SRCVGA)) = ; $(call whole-compile, $(CFLAGS16) -Isrc, $(SRCVGA),$@) endif --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391580885653.4806242071314; Mon, 8 Sep 2025 21:19:40 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 9F7A84C433; Tue, 9 Sep 2025 04:19:38 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fhigh-b3-smtp.messagingengine.com [202.12.124.154]) by coreboot.org (Postfix) with ESMTP id 24D2A4043D for ; Tue, 9 Sep 2025 04:18:07 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfhigh.stl.internal (Postfix) with ESMTP id 062A67A0186; Tue, 9 Sep 2025 00:18:06 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-06.internal (MEProxy); Tue, 09 Sep 2025 00:18:06 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:04 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391485; x=1757477885; bh=Sifsw0Msp7rzVwBpOip5C1pxNiQKMm0kJnlLm3SECZ4=; b= cXLk1sVp/F/UleRc2wDxPD8SvlrCblpkbf/T/oe92JZby/ZjiZ8szlybdrBohR5H L6wXI2dZtJtKzN1EXICSaDq0hipcwPjA31Pg7eNCEdttcE9ed1YWKZ+viUoNmfYL KsSyl7+Cl7cxiaUemeFgGls8rK21Tje4zy/iT58f/N0v9K1fs2vcjoUaFH2yZsD8 0G00yw/EuR3HbkOdpmyHrF2Th/gJ5dCdOAByJXq/uCVK5oy3ngPU/JQsIGf09KDR K38gyL/dJn0y7EOU2STlUI+OcqXB6YSBO5AkHnFSvSOsm5xHnInNhIxpu7RZVPGh rzxE/ostHE9+oH9fg+kQPw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391485; x= 1757477885; bh=Sifsw0Msp7rzVwBpOip5C1pxNiQKMm0kJnlLm3SECZ4=; b=F 5CHrZHAhy0g5dPx6ppJfkbSLL/bmPI0vYQ/GWu+APAE/ClPBIRQH2cZL6jQOg6z7 ouLj1lE7xHqBmQggrII8ns9WhjSDwdHNEcNn0se2tfP27AFfW2MI3K7kH5LmQASE QVoqPi+qnM9YTyK5T/Qx16wSbnCEYBTltXyhfP/nEOfXlvevV7zGr53SiMUMcDRX HJi6kHAW5iDvhHGYrJUL9X+mDKi1GTyEfmyIs3l002nAe7Y7+kk1JfhcqC8U8+4I 5W+labkPM1sbwwwetW7jr0N2PCaQmgoR4KIX/mHd2MaxO3LvuGd/im2Awdsa8GnL mXe7EVakr9amPCmAUFuUg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepvdekiefhfeevkeeuveetfe elffekgedugefhtdduudeghfeuveegffegudekjeelnecuvehluhhsthgvrhfuihiivgep tdenucfrrghrrghmpehmrghilhhfrhhomhepjhhirgiguhhnrdihrghnghesfhhlhihgoh grthdrtghomhdpnhgspghrtghpthhtohepvddpmhhouggvpehsmhhtphhouhhtpdhrtghp thhtohepshgvrggsihhoshesshgvrggsihhoshdrohhrghdprhgtphhtthhopehjihgrgi hunhdrhigrnhhgsehflhihghhorghtrdgtohhm X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:17:57 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-4-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: OHJ2G7ABGMLCH7EEFUY7QRW76T3HRSVM X-Message-ID-Hash: OHJ2G7ABGMLCH7EEFUY7QRW76T3HRSVM X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 4/9] Makefile: Allow more linux style knobs List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391582183124100 Content-Type: text/plain; charset="utf-8" Allow all host flags to be set at top level makefile. Allow KBUILD_DEFCONFIG to be specified to load external defconfigs. Allow linux style CROSS_COMPILE specifier. Signed-off-by: Jiaxun Yang --- Makefile | 6 +++++- scripts/kconfig/Makefile | 6 +++++- 2 files changed, 10 insertions(+), 2 deletions(-) diff --git a/Makefile b/Makefile index f2f4ebc5b69be1d4b9ecfc99b63f09ecaecd9474..b5660928c2056970e3174be368e= 65752a948f16a 100644 --- a/Makefile +++ b/Makefile @@ -9,12 +9,16 @@ OUT=3Dout/ =20 # Common command definitions export HOSTCC :=3D cc +export HOSTCFLAGS :=3D +export HOSTLDFLAGS :=3D export CONFIG_SHELL :=3D sh export KCONFIG_AUTOHEADER :=3D autoconf.h export KCONFIG_CONFIG :=3D $(CURDIR)/.config +export KBUILD_DEFCONFIG :=3D /dev/null export LC_ALL :=3D C =20 -CROSS_PREFIX :=3D +CROSS_COMPILE :=3D +CROSS_PREFIX :=3D $(CROSS_COMPILE) CC=3D$(CROSS_PREFIX)gcc LD=3D$(CROSS_PREFIX)ld OBJCOPY=3D$(CROSS_PREFIX)objcopy diff --git a/scripts/kconfig/Makefile b/scripts/kconfig/Makefile index 1c1293618764c891f04d55f7ca5a24d42a218215..96793619356ed649a467513ebcd= 829a143798a57 100644 --- a/scripts/kconfig/Makefile +++ b/scripts/kconfig/Makefile @@ -11,6 +11,10 @@ else Kconfig :=3D Kconfig endif =20 +ifndef KBUILD_DEFCONFIG +KBUILD_DEFCONFIG :=3D defconfig +endif + # We need this, in case the user has it in its environment unexport CONFIG_ =20 @@ -96,7 +100,7 @@ savedefconfig: $(obj)/conf =20 defconfig: $(obj)/conf @echo " Build default config" - $(Q)$< --defconfig=3D/dev/null $(Kconfig) + $(Q)$< --defconfig=3D$(KBUILD_DEFCONFIG) $(Kconfig) =20 %_defconfig: $(obj)/conf $(Q)$< --defconfig=3Darch/$(SRCARCH)/configs/$@ $(Kconfig) --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 175739159940517.496374479028077; Mon, 8 Sep 2025 21:19:59 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id C7A184C479; Tue, 9 Sep 2025 04:19:56 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fout-b1-smtp.messagingengine.com [202.12.124.144]) by coreboot.org (Postfix) with ESMTP id BDA8540450 for ; Tue, 9 Sep 2025 04:18:08 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfout.stl.internal (Postfix) with ESMTP id 934171D001B0; Tue, 9 Sep 2025 00:18:07 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-01.internal (MEProxy); Tue, 09 Sep 2025 00:18:07 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:06 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391487; x=1757477887; bh=nH+QnaFz42C5eQWeSovF0HOBdGbPhped5c8EuEzjf+w=; b= ezWdMQ6Ddn75ENMXjqJvUecK5+rNMpajlRPpuVsQdTujva2PqQDCfsHjedD49E0i Ig/IKIwvdWvXh2QPYvdARQHelYmUmxIl2eXCWRo7OQhJ0Aj0iNRr/Ygfoc/8dV5w ygzjmDAgS+PpZDyLlPL9GaGEz8JI600wMQT60cV7WvG9JeAeM/Oo/WwhvwrDT/ql TEmXrErsVbs7xHMBu7Lg7pwceBAlRhqxj28hOgLAgIpRq4SzAjR9OI6LBSZpCR0d BBkECsy4tfVXXnE2Bnf22atAdtS1bwtspOjTzfcilvPD9rJh55ycMiEEu7u3DIFV eaAygUKvS1LQXG6PnuX4Rg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391487; x= 1757477887; bh=nH+QnaFz42C5eQWeSovF0HOBdGbPhped5c8EuEzjf+w=; b=m nlYlMDpniQImcqmR7V/UmcyqcbLniTfbhCYxsJ2+iZ5ban/lhn6JtiCUTGv+EA+r ynizSnJ3yN/ip+xrZjUtPrlWty/ZI13O0+cTY2lgm/1M99yVgIcnTEUL26nFABrw K47/4AOb7Bp7ARdGWpbAPFY7js5EtxDQOOLUt4jTuGpwnQeoGdMwUF5MtPFvhaMu 7M26jgAWWJlx27RVUeK5VyAPxiQXNwVfiadyU1/NDf62FSBFQJ3xp9CDv2wz7Y2I 0+qNs/aA9C2+opDSXRb7dzYrhggupbe6knaZYQblooTRNjAGC7waOfJ3Wj2XnQ6Y pHQC7tYptbbz/oyI2fy2g== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepvdekiefhfeevkeeuveetfe elffekgedugefhtdduudeghfeuveegffegudekjeelnecuvehluhhsthgvrhfuihiivgep tdenucfrrghrrghmpehmrghilhhfrhhomhepjhhirgiguhhnrdihrghnghesfhhlhihgoh grthdrtghomhdpnhgspghrtghpthhtohepvddpmhhouggvpehsmhhtphhouhhtpdhrtghp thhtohepshgvrggsihhoshesshgvrggsihhoshdrohhrghdprhgtphhtthhopehjihgrgi hunhdrhigrnhhgsehflhihghhorghtrdgtohhm X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:17:58 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-5-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: RZ23C3GI3XLQ6IADA3A6K2S2VWEW2EAE X-Message-ID-Hash: RZ23C3GI3XLQ6IADA3A6K2S2VWEW2EAE X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 5/9] asm-offset: Refresh definitions from Linux List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391600581116600 Content-Type: text/plain; charset="utf-8" To adopt newer toolchains. Signed-off-by: Jiaxun Yang --- scripts/gen-offsets.sh | 7 ++++--- src/gen-defs.h | 8 +++----- 2 files changed, 7 insertions(+), 8 deletions(-) diff --git a/scripts/gen-offsets.sh b/scripts/gen-offsets.sh index 73dede82b86da25cba0abbcf86039490c21e90cc..eeddca7f594a108a22439e5827b= a09714a52b254 100755 --- a/scripts/gen-offsets.sh +++ b/scripts/gen-offsets.sh @@ -9,9 +9,10 @@ cat > "$OUTFILE" </{s:->#\(.*\):/* \1 */:; \ - s:^->\([^ ]*\) [\$\#]*\([^ ]*\) \(.*\):#define \1 \2 /* \3 */:; \ - s:->::; p;}" < "$INFILE" >> "$OUTFILE" +sed -ne 's:^[[:space:]]*\.ascii[[:space:]]*"\(.*\)".*:\1:; + /^->/{s:->#\(.*\):/* \1 */:; + s:^->\([^ ]*\) [\$$#]*\([^ ]*\) \(.*\):#define \1 \2 /* \3 */:; + s:->::; p;}' < "$INFILE" >> "$OUTFILE" cat >> "$OUTFILE" <" #sym " %0 " #val : : "i" (val)) + asm volatile("\n.ascii \"->" #sym " %0 " #val "\"" : : "i" (val)) =20 -#define BLANK() \ - asm volatile("\n->" : : ) +#define BLANK() asm volatile("\n.ascii \"->\"" : : ) =20 #define OFFSET(sym, str, mem) \ DEFINE(sym, offsetof(struct str, mem)) =20 #define COMMENT(x) \ - asm volatile("\n->#" x) + asm volatile("\n.ascii \"->#" x "\"") =20 #endif // gen-defs.h --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391616754518.1057263473596; Mon, 8 Sep 2025 21:20:16 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 956474C49A; Tue, 9 Sep 2025 04:20:14 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fhigh-b3-smtp.messagingengine.com [202.12.124.154]) by coreboot.org (Postfix) with ESMTP id C51B340471 for ; Tue, 9 Sep 2025 04:18:10 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfhigh.stl.internal (Postfix) with ESMTP id A70437A0185; Tue, 9 Sep 2025 00:18:09 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-06.internal (MEProxy); Tue, 09 Sep 2025 00:18:09 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:07 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391489; x=1757477889; bh=FFJL+aFvVQE0Uszaw35FXrdGBBhIYR7+jB3hsbjs8M4=; b= XSrRkA2wP91NFfsSueZU5VCy9sUNojuThd4P2T6Qzf8wm3uFbDTkiyaGo2q6/ljz uEc4TlHQHPo6LhkbaG0EWtMjoV79d2trC+vuYDP3oGaYxmcB9pGdXjjrzTY110E7 A36QHhvcWxSChdDn+UBnGFIBe+6r1Vcx9FaYXB4t7F0kKevvzf2i6erulja7cmz+ /Qr6jgMuykMS55hgS/fSoVL2SlCmVgrEetfEhdWqDykHsHwTrP/7UoJiFKHtGdiu tCik1JZrH/yyVnVfLmu4hyz19dAVrvIjow8dfNhKIaxgBZEwj2dceaXz0TZM4P4p Gd64uNZZ9Cl21aIH4FWXgA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391489; x= 1757477889; bh=FFJL+aFvVQE0Uszaw35FXrdGBBhIYR7+jB3hsbjs8M4=; b=L zpoEYMupk5gC7rflDz5nRewEaTl2tFQY2lV6/6f3td8D5FJxR+SjcLJkwqwp5lgW mF3mC2kK2WG57XXSpKRgXEECbePF5OmO5tGCUodnmez1EW25RryjNiA/ljg+b54X gtUUrRy28HDk/X2aJcS+xxn+bNAaEdxUd5WqEcugDVyAOIB1Lq5CNMKc46lmcI3q OfExnREKeVYDDpqspnpTrvENBNP8QZ6MsN6nswf/Z89hOd4idyGeAB2rGbItutXc adeXL32MIeVitX69M+C/zdlJ2/olpZI/SaMR01fHuRc8LOkLyFJnU2Xy46IZwuX/ KVZyKJZKtWyk+nFM7+ubQ== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepvdekiefhfeevkeeuveetfe elffekgedugefhtdduudeghfeuveegffegudekjeelnecuvehluhhsthgvrhfuihiivgep udenucfrrghrrghmpehmrghilhhfrhhomhepjhhirgiguhhnrdihrghnghesfhhlhihgoh grthdrtghomhdpnhgspghrtghpthhtohepvddpmhhouggvpehsmhhtphhouhhtpdhrtghp thhtohepshgvrggsihhoshesshgvrggsihhoshdrohhrghdprhgtphhtthhopehjihgrgi hunhdrhigrnhhgsehflhihghhorghtrdgtohhm X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:17:59 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-6-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: 6JGXYYOEMIFBL7QSYBIDTDTFU4DCZX7L X-Message-ID-Hash: 6JGXYYOEMIFBL7QSYBIDTDTFU4DCZX7L X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 6/9] scripts: Use python3 as python List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391618746124100 Content-Type: text/plain; charset="utf-8" Some of our python3 scripts are python3 only. We can't assume python is python3 on build platforms. Explictly use python3 for running those scripts. Signed-off-by: Jiaxun Yang --- Makefile | 2 +- scripts/buildrom.py | 2 +- scripts/buildversion.py | 2 +- scripts/checkrom.py | 2 +- scripts/checkstack.py | 2 +- scripts/checksum.py | 2 +- scripts/encodeint.py | 2 +- scripts/layoutrom.py | 2 +- scripts/ldnoexec.py | 2 +- scripts/readserial.py | 2 +- scripts/transdump.py | 2 +- scripts/vgafixup.py | 2 +- 12 files changed, 12 insertions(+), 12 deletions(-) diff --git a/Makefile b/Makefile index b5660928c2056970e3174be368e65752a948f16a..64bd55d997009b2838d7ede437c= a7dd5e860d84e 100644 --- a/Makefile +++ b/Makefile @@ -24,7 +24,7 @@ LD=3D$(CROSS_PREFIX)ld OBJCOPY=3D$(CROSS_PREFIX)objcopy OBJDUMP=3D$(CROSS_PREFIX)objdump STRIP=3D$(CROSS_PREFIX)strip -PYTHON=3Dpython +PYTHON=3Dpython3 LD32BIT_FLAG:=3D-melf_i386 =20 # Source files diff --git a/scripts/buildrom.py b/scripts/buildrom.py index 48bfc177d27f1a4eb4984f5d1a1ff12413cceb6e..a4a7b95f8d3170bf5f231e6f41e= da17953cd2134 100755 --- a/scripts/buildrom.py +++ b/scripts/buildrom.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Fill in checksum/size of an option rom, and pad it to proper length. # # Copyright (C) 2009 Kevin O'Connor diff --git a/scripts/buildversion.py b/scripts/buildversion.py index 8875497cb72cb26f6e438d10419c4583b61c5b64..13624ce8aa996e805e9c7cd0892= 0e2608d504869 100755 --- a/scripts/buildversion.py +++ b/scripts/buildversion.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Generate version information for a program # # Copyright (C) 2015 Kevin O'Connor diff --git a/scripts/checkrom.py b/scripts/checkrom.py index a5b15a4c2816cffecc99dc9e2da6e3d9f87f2bb6..7d73eebb67db229c4bee2c977de= e764dd7ff22cb 100755 --- a/scripts/checkrom.py +++ b/scripts/checkrom.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Script to check a bios image and report info on it. # # Copyright (C) 2008 Kevin O'Connor diff --git a/scripts/checkstack.py b/scripts/checkstack.py index 255768aebce0341f0bb06d13973e653735aa5154..3bb58bc8d5f5e021ec1cbe2f74e= 4c6b3a641e6a9 100755 --- a/scripts/checkstack.py +++ b/scripts/checkstack.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Script that tries to find how much stack space each function in an # object is using. # diff --git a/scripts/checksum.py b/scripts/checksum.py index 773fa7aa9f956385ea20e055275b481adec8b4a4..87cce60319a43b256c2689ef282= b19d6b68c2121 100755 --- a/scripts/checksum.py +++ b/scripts/checksum.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Script to report the checksum of a file. # # Copyright (C) 2009 Kevin O'Connor diff --git a/scripts/encodeint.py b/scripts/encodeint.py index 0d34aee071ffea8fd7b489cfae82fcc6e6528091..e861d8156b0db440f8301dd5391= 15e739bfbadf8 100755 --- a/scripts/encodeint.py +++ b/scripts/encodeint.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Encode an integer in little endian format in a file. # # Copyright (C) 2011 Kevin O'Connor diff --git a/scripts/layoutrom.py b/scripts/layoutrom.py index abebf0211fa9627cec31cce76b8d55e688445b45..a193f258123bd36e8c6bdf455af= f6584d4216efd 100755 --- a/scripts/layoutrom.py +++ b/scripts/layoutrom.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Script to analyze code and arrange ld sections. # # Copyright (C) 2008-2014 Kevin O'Connor diff --git a/scripts/ldnoexec.py b/scripts/ldnoexec.py index 60bed078866363a52c573360b3426dc91af0ebc1..97e0f387c9fa88e8d3cc958922e= e90d3d93db166 100755 --- a/scripts/ldnoexec.py +++ b/scripts/ldnoexec.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Script to remove EXEC flag from an ELF file # # Copyright (C) 2020 Kevin O'Connor diff --git a/scripts/readserial.py b/scripts/readserial.py index e3f56e5da57c1a97c59ab856f82fae6c2346363c..b64fe07dc9bd709d8fd56fa1123= c4e0fa2a45cd5 100755 --- a/scripts/readserial.py +++ b/scripts/readserial.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Script that can read from a serial device and show timestamps. # # Copyright (C) 2009 Kevin O'Connor diff --git a/scripts/transdump.py b/scripts/transdump.py index 665f04a000fccd9250a94357be9c16891a45c855..9877b33a2380a61138c4c6236de= c059be2e87b95 100755 --- a/scripts/transdump.py +++ b/scripts/transdump.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 =20 # This script is useful for taking the output of memdump() and # converting it back into binary output. This can be useful, for diff --git a/scripts/vgafixup.py b/scripts/vgafixup.py index 2053cd5d78e5935658e1fecec074b258ba1d75ba..01ec81496a18995197b4095217f= be25fd90b081d 100644 --- a/scripts/vgafixup.py +++ b/scripts/vgafixup.py @@ -1,4 +1,4 @@ -#!/usr/bin/env python +#!/usr/bin/env python3 # Work around x86emu bugs by replacing problematic instructions. # # Copyright (C) 2012 Kevin O'Connor --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391635476315.0493529572001; Mon, 8 Sep 2025 21:20:35 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 37D174C467; Tue, 9 Sep 2025 04:20:33 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fhigh-b3-smtp.messagingengine.com [202.12.124.154]) by coreboot.org (Postfix) with ESMTP id C22A940490 for ; Tue, 9 Sep 2025 04:18:12 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfhigh.stl.internal (Postfix) with ESMTP id 9A6887A018B; Tue, 9 Sep 2025 00:18:11 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-01.internal (MEProxy); Tue, 09 Sep 2025 00:18:11 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:10 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391491; x=1757477891; bh=sU4W8agI+p3L9T1BN1intbMaie2Cf9TvKEVVZxiaWDU=; b= gFXhWfIybrGmdNq/496ZvjxuXr63WHouamFEgWRmKgKZTolm8jfDTxJF+Em6OprZ 0JFz/00A7JdrxVAh5Wprab2UaM2Rq2938CPKItl9459hCLqRWL301IgUfko50qkV 4S7afXvLfIcPlMaAflffb1F4iND106eMPnAdLGo5QJIuIXXZ+VGfr+8rXdbjqpMy uOzUEFd/6ACTuntA3UUJ71IzOUzmzAgbGBaGjmJJqMFHJh2HeyYLLHCQkytURjtw t4IY3g3gx7G5/Fu64QpLhrIsKXwv+X7eSHTUh0KKom6a8p10phDCVhg50RdxmqX7 GWoL1uzUeQONN5iW52SwQw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391491; x= 1757477891; bh=sU4W8agI+p3L9T1BN1intbMaie2Cf9TvKEVVZxiaWDU=; b=f QNy0R9LkeSY1/otUv1TpQFx4NxI+soxLp8TxZ188M3IlcdtHWUmFo3nHS3QOuam+ lnLKtp39K5a2zq2UwjK03L2BwT2ivbg/bSI9Ckz8n1shYhOWXx/hgeshy5O7/G86 pfPJFnJ4sA5nX7uTaNseRN1GSYvBa2LbL2FBzpzl44Q/1vbFTd4r+kDstB7NIF/A 0OManSCqn+d2+/Axjzrn1F/w5U64R53FMnMCSrHLeywHyHtmpckFfJylolopSKTP rpKM2HPSqpeFj7n/maz9kHxxTbw6xVki+VxWYhOQ96mv/0qBdgZEYkZWg2o8rXbu eUsrVhrNORpenCjEDMJkg== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepieetgfffleeigfefvdetke ffkeeffffhledukeeuveehhfelgeetheekgfetheehnecuffhomhgrihhnpehophgvnhhs ohhurhgtvgdrohhrghenucevlhhushhtvghrufhiiigvpedtnecurfgrrhgrmhepmhgrih hlfhhrohhmpehjihgrgihunhdrhigrnhhgsehflhihghhorghtrdgtohhmpdhnsggprhgt phhtthhopedvpdhmohguvgepshhmthhpohhuthdprhgtphhtthhopehsvggrsghiohhsse hsvggrsghiohhsrdhorhhgpdhrtghpthhtohepjhhirgiguhhnrdihrghnghesfhhlhihg ohgrthdrtghomh X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:18:00 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-7-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: SAWFWGXEPJEIEDA53II3O3TCQD5TB2PH X-Message-ID-Hash: SAWFWGXEPJEIEDA53II3O3TCQD5TB2PH X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 7/9] LegacyBios.h: Import from edk2-stable202311 List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391637046124100 Content-Type: text/plain; charset="utf-8" Import from last known EDK2 version with Csm support to leverage various fixes to this header. Signed-off-by: Jiaxun Yang --- src/std/LegacyBios.h | 1972 +++++++++++++++++++++++++---------------------= ---- 1 file changed, 987 insertions(+), 985 deletions(-) diff --git a/src/std/LegacyBios.h b/src/std/LegacyBios.h index 5170c37865fc573d54a06c8b1140a353721daec7..697c4453d66c10eb6ccbc42a9cd= 5dcce9ff449e9 100644 --- a/src/std/LegacyBios.h +++ b/src/std/LegacyBios.h @@ -1,985 +1,987 @@ -/** @file - The EFI Legacy BIOS Protocol is used to abstract legacy Option ROM usage - under EFI and Legacy OS boot. This file also includes all the related - COMPATIBILIY16 structures and defintions. - - Note: The names for EFI_IA32_REGISTER_SET elements were picked to follow - well known naming conventions. - - Thunk is the code that switches from 32-bit protected environment into t= he 16-bit real-mode - environment. Reverse thunk is the code that does the opposite. - -Copyright (c) 2007 - 2010, Intel Corporation. All rights reserved.
-This program and the accompanying materials are licensed and made availabl= e under=20 -the terms and conditions of the BSD License that accompanies this distribu= tion. =20 -The full text of the license may be found at -http://opensource.org/licenses/bsd-license.php. = =20 - =20 -THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, = =20 -WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLI= ED. - - @par Revision Reference: - This protocol is defined in Framework for EFI Compatibility Support Modu= le spec - Version 0.97. - -**/ - -#ifndef _EFI_LEGACY_BIOS_H_ -#define _EFI_LEGACY_BIOS_H_ - -/// -///=20 -/// -#pragma pack(1) - -typedef UINT8 SERIAL_MODE; -typedef UINT8 PARALLEL_MODE; - -#define EFI_COMPATIBILITY16_TABLE_SIGNATURE SIGNATURE_32 ('I', 'F', 'E', '= $') - -/// -/// There is a table located within the traditional BIOS in either the 0xF= 000:xxxx or 0xE000:xxxx -/// physical address range. It is located on a 16-byte boundary and provid= es the physical address of the -/// entry point for the Compatibility16 functions. These functions provide= the platform-specific -/// information that is required by the generic EfiCompatibility code. The= functions are invoked via -/// thunking by using EFI_LEGACY_BIOS_PROTOCOL.FarCall86() with the 32-bit= physical -/// entry point. -/// -typedef struct { - /// - /// The string "$EFI" denotes the start of the EfiCompatibility table. B= yte 0 is "I," byte - /// 1 is "F," byte 2 is "E," and byte 3 is "$" and is normally accessed = as a DWORD or UINT32. - /// - UINT32 Signature; - =20 - /// - /// The value required such that byte checksum of TableLength equals zer= o. - /// - UINT8 TableChecksum; - =20 - /// - /// The length of this table. - /// - UINT8 TableLength; - =20 - /// - /// The major EFI revision for which this table was generated. - ///=20 - UINT8 EfiMajorRevision; - =20 - /// - /// The minor EFI revision for which this table was generated. - /// - UINT8 EfiMinorRevision; - =20 - /// - /// The major revision of this table. - /// - UINT8 TableMajorRevision; - =20 - /// - /// The minor revision of this table. - /// - UINT8 TableMinorRevision; - =20 - /// - /// Reserved for future usage. - /// - UINT16 Reserved; - =20 - /// - /// The segment of the entry point within the traditional BIOS for Compa= tibility16 functions. - /// - UINT16 Compatibility16CallSegment; - =20 - /// - /// The offset of the entry point within the traditional BIOS for Compat= ibility16 functions. - /// - UINT16 Compatibility16CallOffset; - =20 - /// - /// The segment of the entry point within the traditional BIOS for EfiCo= mpatibility=20 - /// to invoke the PnP installation check. - /// - UINT16 PnPInstallationCheckSegment; - =20 - /// - /// The Offset of the entry point within the traditional BIOS for EfiCom= patibility=20 - /// to invoke the PnP installation check. - /// - UINT16 PnPInstallationCheckOffset; - =20 - /// - /// EFI system resources table. Type EFI_SYSTEM_TABLE is defined in the = IntelPlatform=20 - ///Innovation Framework for EFI Driver Execution Environment Core Interf= ace Specification (DXE CIS). - /// - UINT32 EfiSystemTable;=20 - =20 - /// - /// The address of an OEM-provided identifier string. The string is null= terminated. - /// - UINT32 OemIdStringPointer; - =20 - /// - /// The 32-bit physical address where ACPI RSD PTR is stored within the = traditional - /// BIOS. The remained of the ACPI tables are located at their EFI addre= sses. The size - /// reserved is the maximum for ACPI 2.0. The EfiCompatibility will fill= in the ACPI - /// RSD PTR with either the ACPI 1.0b or 2.0 values. - /// - UINT32 AcpiRsdPtrPointer; - =20 - /// - /// The OEM revision number. Usage is undefined but provided for OEM mod= ule usage. - /// - UINT16 OemRevision; - =20 - /// - /// The 32-bit physical address where INT15 E820 data is stored within t= he traditional - /// BIOS. The EfiCompatibility code will fill in the E820Pointer value a= nd copy the - /// data to the indicated area. - /// - UINT32 E820Pointer; - =20 - /// - /// The length of the E820 data and is filled in by the EfiCompatibility= code. - /// - UINT32 E820Length; - =20 - /// - /// The 32-bit physical address where the $PIR table is stored in the tr= aditional BIOS. - /// The EfiCompatibility code will fill in the IrqRoutingTablePointer va= lue and - /// copy the data to the indicated area. - /// - UINT32 IrqRoutingTablePointer; - =20 - /// - /// The length of the $PIR table and is filled in by the EfiCompatibilit= y code. - /// - UINT32 IrqRoutingTableLength; - =20 - /// - /// The 32-bit physical address where the MP table is stored in the trad= itional BIOS. - /// The EfiCompatibility code will fill in the MpTablePtr value and copy= the data=20 - /// to the indicated area. - /// - UINT32 MpTablePtr; - =20 - /// - /// The length of the MP table and is filled in by the EfiCompatibility = code. - /// - UINT32 MpTableLength; - =20 - /// - /// The segment of the OEM-specific INT table/code. - ///=20 - UINT16 OemIntSegment; - =20 - /// - /// The offset of the OEM-specific INT table/code. - /// - UINT16 OemIntOffset; - =20 - /// - /// The segment of the OEM-specific 32-bit table/code. - /// - UINT16 Oem32Segment; - =20 - /// - /// The offset of the OEM-specific 32-bit table/code. - /// - UINT16 Oem32Offset; - =20 - /// - /// The segment of the OEM-specific 16-bit table/code. - /// - UINT16 Oem16Segment; - =20 - /// - /// The offset of the OEM-specific 16-bit table/code. - /// - UINT16 Oem16Offset; - =20 - /// - /// The segment of the TPM binary passed to 16-bit CSM. - /// - UINT16 TpmSegment; - =20 - /// - /// The offset of the TPM binary passed to 16-bit CSM. - /// - UINT16 TpmOffset; - =20 - /// - /// A pointer to a string identifying the independent BIOS vendor. - /// - UINT32 IbvPointer; - =20 - /// - /// This field is NULL for all systems not supporting PCI Express. This = field is the base - /// value of the start of the PCI Express memory-mapped configuration re= gisters and - /// must be filled in prior to EfiCompatibility code issuing the Compati= bility16 function - /// Compatibility16InitializeYourself(). - /// Compatibility16InitializeYourself() is defined in Compatability16 - /// Functions. - /// - UINT32 PciExpressBase; - =20 - /// - /// Maximum PCI bus number assigned. - /// - UINT8 LastPciBus; - - /// - /// Start address of UMB RAM - /// - UINT32 UmaAddress; - - /// - /// Size of UMB RAM - /// - UINT32 UmaSize; - - /// - /// Start address of persistent allocation in high (>1MiB) memory - /// - UINT32 HiPermanentMemoryAddress; - - /// - /// Size of persistent allocation in high (>1MiB) memory - /// - UINT32 HiPermanentMemorySize; -} EFI_COMPATIBILITY16_TABLE; - -/// -/// Functions provided by the CSM binary which communicate between the Efi= Compatibility=20 -/// and Compatability16 code. -/// -/// Inconsistent with the specification here:=20 -/// The member's name started with "Compatibility16" [defined in Intel Fra= mework=20 -/// Compatibility Support Module Specification / 0.97 version]=20 -/// has been changed to "Legacy16" since keeping backward compatible. -/// -typedef enum { - /// - /// Causes the Compatibility16 code to do any internal initialization re= quired. - /// Input: - /// AX =3D Compatibility16InitializeYourself - /// ES:BX =3D Pointer to EFI_TO_COMPATIBILITY16_INIT_TABLE - /// Return: - /// AX =3D Return Status codes - /// - Legacy16InitializeYourself =3D 0x0000, - =20 - /// - /// Causes the Compatibility16 BIOS to perform any drive number translat= ions to match the boot sequence. - /// Input: - /// AX =3D Compatibility16UpdateBbs - /// ES:BX =3D Pointer to EFI_TO_COMPATIBILITY16_BOOT_TABLE - /// Return: - /// AX =3D Returned status codes - /// - Legacy16UpdateBbs =3D 0x0001, - =20 - /// - /// Allows the Compatibility16 code to perform any final actions before = booting. The Compatibility16 - /// code is read/write. - /// Input: - /// AX =3D Compatibility16PrepareToBoot - /// ES:BX =3D Pointer to EFI_TO_COMPATIBILITY16_BOOT_TABLE structure =20 - /// Return: - /// AX =3D Returned status codes - /// - Legacy16PrepareToBoot =3D 0x0002, - =20 - /// - /// Causes the Compatibility16 BIOS to boot. The Compatibility16 code is= Read/Only. - /// Input: - /// AX =3D Compatibility16Boot - /// Output: - /// AX =3D Returned status codes - /// - Legacy16Boot =3D 0x0003, - =20 - /// - /// Allows the Compatibility16 code to get the last device from which a = boot was attempted. This is - /// stored in CMOS and is the priority number of the last attempted boot= device. - /// Input: - /// AX =3D Compatibility16RetrieveLastBootDevice - /// Output: - /// AX =3D Returned status codes - /// BX =3D Priority number of the boot device. - /// - Legacy16RetrieveLastBootDevice =3D 0x0004, - =20 - /// - /// Allows the Compatibility16 code rehook INT13, INT18, and/or INT19 af= ter dispatching a legacy OpROM. - /// Input: - /// AX =3D Compatibility16DispatchOprom - /// ES:BX =3D Pointer to EFI_DISPATCH_OPROM_TABLE - /// Output: - /// AX =3D Returned status codes - /// BX =3D Number of non-BBS-compliant devices found. Equals 0 if BBS = compliant. - /// - Legacy16DispatchOprom =3D 0x0005, - =20 - /// - /// Finds a free area in the 0xFxxxx or 0xExxxx region of the specified = length and returns the address - /// of that region. - /// Input: - /// AX =3D Compatibility16GetTableAddress - /// BX =3D Allocation region - /// 00 =3D Allocate from either 0xE0000 or 0xF0000 64 KB blocks. - /// Bit 0 =3D 1 Allocate from 0xF0000 64 KB block - /// Bit 1 =3D 1 Allocate from 0xE0000 64 KB block - /// CX =3D Requested length in bytes. - /// DX =3D Required address alignment. Bit mapped. First non-zero bit = from the right is the alignment. - /// Output: - /// AX =3D Returned status codes - /// DS:BX =3D Address of the region - /// - Legacy16GetTableAddress =3D 0x0006, - =20 - /// - /// Enables the EfiCompatibility module to do any nonstandard processing= of keyboard LEDs or state. - /// Input: - /// AX =3D Compatibility16SetKeyboardLeds - /// CL =3D LED status. - /// Bit 0 Scroll Lock 0 =3D Off - /// Bit 1 NumLock - /// Bit 2 Caps Lock - /// Output: - /// AX =3D Returned status codes - /// - Legacy16SetKeyboardLeds =3D 0x0007, - =20 - /// - /// Enables the EfiCompatibility module to install an interrupt handler = for PCI mass media devices that - /// do not have an OpROM associated with them. An example is SATA. - /// Input: - /// AX =3D Compatibility16InstallPciHandler - /// ES:BX =3D Pointer to EFI_LEGACY_INSTALL_PCI_HANDLER structure - /// Output: - /// AX =3D Returned status codes - /// - Legacy16InstallPciHandler =3D 0x0008 -} EFI_COMPATIBILITY_FUNCTIONS; - - -/// -/// EFI_DISPATCH_OPROM_TABLE -/// -typedef struct { - UINT16 PnPInstallationCheckSegment; ///< A pointer to the PnpInstallat= ionCheck data structure. - UINT16 PnPInstallationCheckOffset; ///< A pointer to the PnpInstallat= ionCheck data structure. - UINT16 OpromSegment; ///< The segment where the OpROM w= as placed. Offset is assumed to be 3. - UINT8 PciBus; ///< The PCI bus. - UINT8 PciDeviceFunction; ///< The PCI device * 0x08 | PCI f= unction. - UINT8 NumberBbsEntries; ///< The number of valid BBS table= entries upon entry and exit. The IBV code may - ///< increase this number, if BBS-= compliant devices also hook INTs in order to force the - ///< OpROM BIOS Setup to be execut= ed. - UINT32 BbsTablePointer; ///< A pointer to the BBS table. - UINT16 RuntimeSegment; ///< The segment where the OpROM c= an be relocated to. If this value is 0x0000, this - ///< means that the relocation of = this run time code is not supported. - ///< Inconsistent with specificati= on here:=20 - ///< The member's name "OpromDesti= nationSegment" [defined in Intel Framework Compatibility Support Module Spe= cification / 0.97 version]=20 - ///< has been changed to "RuntimeS= egment" since keeping backward compatible. - -} EFI_DISPATCH_OPROM_TABLE; - -/// -/// EFI_TO_COMPATIBILITY16_INIT_TABLE -/// -typedef struct { - /// - /// Starting address of memory under 1 MB. The ending address is assumed= to be 640 KB or 0x9FFFF. - /// - UINT32 BiosLessThan1MB; - =20 - /// - /// The starting address of the high memory block. - /// - UINT32 HiPmmMemory; - =20 - /// - /// The length of high memory block. - /// - UINT32 HiPmmMemorySizeInBytes; - =20 - /// - /// The segment of the reverse thunk call code. - /// - UINT16 ReverseThunkCallSegment; - =20 - /// - /// The offset of the reverse thunk call code. - /// - UINT16 ReverseThunkCallOffset; - =20 - /// - /// The number of E820 entries copied to the Compatibility16 BIOS. - /// - UINT32 NumberE820Entries; - =20 - /// - /// The amount of usable memory above 1 MB, e.g., E820 type 1 memory. - /// - UINT32 OsMemoryAbove1Mb; - =20 - /// - /// The start of thunk code in main memory. Memory cannot be used by BIO= S or PMM. - /// - UINT32 ThunkStart; - =20 - /// - /// The size of the thunk code. - /// - UINT32 ThunkSizeInBytes; - =20 - /// - /// Starting address of memory under 1 MB. - /// - UINT32 LowPmmMemory; - =20 - /// - /// The length of low Memory block. - /// - UINT32 LowPmmMemorySizeInBytes; -} EFI_TO_COMPATIBILITY16_INIT_TABLE; - -/// -/// DEVICE_PRODUCER_SERIAL. -/// -typedef struct { - UINT16 Address; ///< I/O address assigned = to the serial port. - UINT8 Irq; ///< IRQ assigned to the s= erial port. - SERIAL_MODE Mode; ///< Mode of serial port. = Values are defined below. -} DEVICE_PRODUCER_SERIAL; - -/// -/// DEVICE_PRODUCER_SERIAL's modes. -///@{ -#define DEVICE_SERIAL_MODE_NORMAL 0x00 -#define DEVICE_SERIAL_MODE_IRDA 0x01 -#define DEVICE_SERIAL_MODE_ASK_IR 0x02 -#define DEVICE_SERIAL_MODE_DUPLEX_HALF 0x00 -#define DEVICE_SERIAL_MODE_DUPLEX_FULL 0x10 -///@) - -/// -/// DEVICE_PRODUCER_PARALLEL. -/// -typedef struct { - UINT16 Address; ///< I/O address assigned to= the parallel port. - UINT8 Irq; ///< IRQ assigned to the par= allel port. - UINT8 Dma; ///< DMA assigned to the par= allel port. - PARALLEL_MODE Mode; ///< Mode of the parallel po= rt. Values are defined below. -} DEVICE_PRODUCER_PARALLEL; - -/// -/// DEVICE_PRODUCER_PARALLEL's modes. -///@{ -#define DEVICE_PARALLEL_MODE_MODE_OUTPUT_ONLY 0x00 -#define DEVICE_PARALLEL_MODE_MODE_BIDIRECTIONAL 0x01 -#define DEVICE_PARALLEL_MODE_MODE_EPP 0x02 -#define DEVICE_PARALLEL_MODE_MODE_ECP 0x03 -///@} - -/// -/// DEVICE_PRODUCER_FLOPPY -/// -typedef struct { - UINT16 Address; ///< I/O address ass= igned to the floppy. - UINT8 Irq; ///< IRQ assigned to= the floppy. - UINT8 Dma; ///< DMA assigned to= the floppy. - UINT8 NumberOfFloppy; ///< Number of flopp= ies in the system. -} DEVICE_PRODUCER_FLOPPY; - -/// -/// LEGACY_DEVICE_FLAGS -/// -typedef struct { - UINT32 A20Kybd : 1; ///< A20 controller = by keyboard controller. - UINT32 A20Port90 : 1; ///< A20 controlled = by port 0x92. - UINT32 Reserved : 30; ///< Reserved for fu= ture usage. -} LEGACY_DEVICE_FLAGS; - -/// -/// DEVICE_PRODUCER_DATA_HEADER -/// -typedef struct { - DEVICE_PRODUCER_SERIAL Serial[4]; ///< Data for serial p= ort x. Type DEVICE_PRODUCER_SERIAL is defined below. - DEVICE_PRODUCER_PARALLEL Parallel[3]; ///< Data for parallel= port x. Type DEVICE_PRODUCER_PARALLEL is defined below. - DEVICE_PRODUCER_FLOPPY Floppy; ///< Data for floppy. = Type DEVICE_PRODUCER_FLOPPY is defined below. - UINT8 MousePresent; ///< Flag to indicate = if mouse is present. - LEGACY_DEVICE_FLAGS Flags; ///< Miscellaneous Boo= lean state information passed to CSM. -} DEVICE_PRODUCER_DATA_HEADER; - -/// -/// ATAPI_IDENTIFY -/// -typedef struct { - UINT16 Raw[256]; ///< Raw data from the I= DE IdentifyDrive command. -} ATAPI_IDENTIFY; - -/// -/// HDD_INFO -/// -typedef struct { - /// - /// Status of IDE device. Values are defined below. There is one HDD_INF= O structure - /// per IDE controller. The IdentifyDrive is per drive. Index 0 is maste= r and index - /// 1 is slave. - /// - UINT16 Status; =20 - =20 - /// - /// PCI bus of IDE controller. - /// - UINT32 Bus; - =20 - /// - /// PCI device of IDE controller. - /// - UINT32 Device; - =20 - /// - /// PCI function of IDE controller. - /// - UINT32 Function; - =20 - /// - /// Command ports base address. - /// - UINT16 CommandBaseAddress; - =20 - /// - /// Control ports base address. - /// - UINT16 ControlBaseAddress; - =20 - /// - /// Bus master address. - /// - UINT16 BusMasterAddress; - =20 - UINT8 HddIrq; - =20 - /// - /// Data that identifies the drive data; one per possible attached drive. - /// - ATAPI_IDENTIFY IdentifyDrive[2]; -} HDD_INFO; - -/// -/// HDD_INFO status bits -/// -#define HDD_PRIMARY 0x01 -#define HDD_SECONDARY 0x02 -#define HDD_MASTER_ATAPI_CDROM 0x04 -#define HDD_SLAVE_ATAPI_CDROM 0x08 -#define HDD_MASTER_IDE 0x20 -#define HDD_SLAVE_IDE 0x40 -#define HDD_MASTER_ATAPI_ZIPDISK 0x10 -#define HDD_SLAVE_ATAPI_ZIPDISK 0x80 - -/// -/// BBS_STATUS_FLAGS;\. -/// -typedef struct { - UINT16 OldPosition : 4; ///< Prior priorit= y. - UINT16 Reserved1 : 4; ///< Reserved for = future use. - UINT16 Enabled : 1; ///< If 0, ignore = this entry. - UINT16 Failed : 1; ///< 0 =3D Not kno= wn if boot failure occurred. - ///< 1 =3D Boot at= tempted failed. - =20 - /// - /// State of media present. - /// 00 =3D No bootable media is present in the device. - /// 01 =3D Unknown if a bootable media present. - /// 10 =3D Media is present and appears bootable. - /// 11 =3D Reserved. - /// - UINT16 MediaPresent : 2; - UINT16 Reserved2 : 4; ///< Reserved for = future use. -} BBS_STATUS_FLAGS; - -/// -/// BBS_TABLE, device type values & boot priority values. -/// -typedef struct { - /// - /// The boot priority for this boot device. Values are defined below. - /// - UINT16 BootPriority; - =20 - /// - /// The PCI bus for this boot device. - /// - UINT32 Bus; - =20 - /// - /// The PCI device for this boot device. - /// - UINT32 Device; - =20 - /// - /// The PCI function for the boot device. - /// - UINT32 Function; - =20 - /// - /// The PCI class for this boot device. - /// - UINT8 Class; - =20 - /// - /// The PCI Subclass for this boot device. - /// - UINT8 SubClass; - =20 - /// - /// Segment:offset address of an ASCIIZ description string describing th= e manufacturer. - /// - UINT16 MfgStringOffset; - =20 - /// - /// Segment:offset address of an ASCIIZ description string describing th= e manufacturer. - /// =20 - UINT16 MfgStringSegment; - =20 - /// - /// BBS device type. BBS device types are defined below. - /// - UINT16 DeviceType; - =20 - /// - /// Status of this boot device. Type BBS_STATUS_FLAGS is defined below. - /// - BBS_STATUS_FLAGS StatusFlags; - =20 - /// - /// Segment:Offset address of boot loader for IPL devices or install INT= 13 handler for - /// BCV devices. - /// - UINT16 BootHandlerOffset; - =20 - /// - /// Segment:Offset address of boot loader for IPL devices or install INT= 13 handler for - /// BCV devices. - /// =20 - UINT16 BootHandlerSegment; - =20 - /// - /// Segment:offset address of an ASCIIZ description string describing th= is device. - /// - UINT16 DescStringOffset; - - /// - /// Segment:offset address of an ASCIIZ description string describing th= is device. - /// - UINT16 DescStringSegment; - =20 - /// - /// Reserved. - /// - UINT32 InitPerReserved; - =20 - /// - /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM - /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI - /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup - /// - UINT32 AdditionalIrq13Handler; - =20 - /// - /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM - /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI - /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup - /// =20 - UINT32 AdditionalIrq18Handler; - =20 - /// - /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM - /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI - /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup - /// =20 - UINT32 AdditionalIrq19Handler; - =20 - /// - /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM - /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI - /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup - /// =20 - UINT32 AdditionalIrq40Handler; - UINT8 AssignedDriveNumber; - UINT32 AdditionalIrq41Handler; - UINT32 AdditionalIrq46Handler; - UINT32 IBV1; - UINT32 IBV2; -} BBS_TABLE; - -/// -/// BBS device type values -///@{ -#define BBS_FLOPPY 0x01 -#define BBS_HARDDISK 0x02 -#define BBS_CDROM 0x03 -#define BBS_PCMCIA 0x04 -#define BBS_USB 0x05 -#define BBS_EMBED_NETWORK 0x06 -#define BBS_BEV_DEVICE 0x80 -#define BBS_UNKNOWN 0xff -///@} - -/// -/// BBS boot priority values -///@{ -#define BBS_DO_NOT_BOOT_FROM 0xFFFC -#define BBS_LOWEST_PRIORITY 0xFFFD -#define BBS_UNPRIORITIZED_ENTRY 0xFFFE -#define BBS_IGNORE_ENTRY 0xFFFF -///@} - -/// -/// SMM_ATTRIBUTES -/// -typedef struct { - /// - /// Access mechanism used to generate the soft SMI. Defined types are be= low. The other - /// values are reserved for future usage. - /// - UINT16 Type : 3; - =20 - /// - /// The size of "port" in bits. Defined values are below. - /// - UINT16 PortGranularity : 3; - =20 - /// - /// The size of data in bits. Defined values are below. - /// - UINT16 DataGranularity : 3; - =20 - /// - /// Reserved for future use. - /// - UINT16 Reserved : 7; -} SMM_ATTRIBUTES; - -/// -/// SMM_ATTRIBUTES type values. -///@{ -#define STANDARD_IO 0x00 -#define STANDARD_MEMORY 0x01 -///@} - -/// -/// SMM_ATTRIBUTES port size constants. -///@{ -#define PORT_SIZE_8 0x00 -#define PORT_SIZE_16 0x01 -#define PORT_SIZE_32 0x02 -#define PORT_SIZE_64 0x03 -///@} - -/// -/// SMM_ATTRIBUTES data size constants. -///@{ -#define DATA_SIZE_8 0x00 -#define DATA_SIZE_16 0x01 -#define DATA_SIZE_32 0x02 -#define DATA_SIZE_64 0x03 -///@} - -/// -/// SMM_FUNCTION & relating constants. -/// -typedef struct { - UINT16 Function : 15; - UINT16 Owner : 1; -} SMM_FUNCTION; - -/// -/// SMM_FUNCTION Function constants. -///@{ -#define INT15_D042 0x0000 -#define GET_USB_BOOT_INFO 0x0001 -#define DMI_PNP_50_57 0x0002 -///@} - -/// -/// SMM_FUNCTION Owner constants. -///@{ -#define STANDARD_OWNER 0x0 -#define OEM_OWNER 0x1 -///@} - -/// -/// This structure assumes both port and data sizes are 1. SmmAttribute mu= st be -/// properly to reflect that assumption. -/// -typedef struct { - /// - /// Describes the access mechanism, SmmPort, and SmmData sizes. Type - /// SMM_ATTRIBUTES is defined below. - /// - SMM_ATTRIBUTES SmmAttributes; - =20 - /// - /// Function Soft SMI is to perform. Type SMM_FUNCTION is defined below. - /// - SMM_FUNCTION SmmFunction; - =20 - /// - /// SmmPort size depends upon SmmAttributes and ranges from2 bytes to 16= bytes. - /// - UINT8 SmmPort; - =20 - /// - /// SmmData size depends upon SmmAttributes and ranges from2 bytes to 16= bytes. - /// - UINT8 SmmData; -} SMM_ENTRY; - -/// -/// SMM_TABLE -/// -typedef struct { - UINT16 NumSmmEntries; ///< Number of entri= es represented by SmmEntry. - SMM_ENTRY SmmEntry; ///< One entry per f= unction. Type SMM_ENTRY is defined below. -} SMM_TABLE; - -/// -/// UDC_ATTRIBUTES -/// -typedef struct { - /// - /// This bit set indicates that the ServiceAreaData is valid. - /// - UINT8 DirectoryServiceValidity : 1; - =20 - /// - /// This bit set indicates to use the Reserve Area Boot Code Address (RA= CBA) only if - /// DirectoryServiceValidity is 0. - /// - UINT8 RabcaUsedFlag : 1; - =20 - /// - /// This bit set indicates to execute hard disk diagnostics. - /// - UINT8 ExecuteHddDiagnosticsFlag : 1; - =20 - /// - /// Reserved for future use. Set to 0. - /// - UINT8 Reserved : 5; -} UDC_ATTRIBUTES; - -/// -/// UD_TABLE -/// -typedef struct { - /// - /// This field contains the bit-mapped attributes of the PARTIES informa= tion. Type - /// UDC_ATTRIBUTES is defined below. - /// - UDC_ATTRIBUTES Attributes; - =20 - /// - /// This field contains the zero-based device on which the selected - /// ServiceDataArea is present. It is 0 for master and 1 for the slave d= evice. =20 - /// - UINT8 DeviceNumber; - =20 - /// - /// This field contains the zero-based index into the BbsTable for the p= arent device. - /// This index allows the user to reference the parent device informatio= n such as PCI - /// bus, device function. - /// - UINT8 BbsTableEntryNumberForParentDevice; - =20 - /// - /// This field contains the zero-based index into the BbsTable for the b= oot entry. - /// - UINT8 BbsTableEntryNumberForBoot; - =20 - /// - /// This field contains the zero-based index into the BbsTable for the H= DD diagnostics entry. - /// - UINT8 BbsTableEntryNumberForHddDiag; - =20 - /// - /// The raw Beer data. - /// - UINT8 BeerData[128]; - =20 - /// - /// The raw data of selected service area. - /// - UINT8 ServiceAreaData[64]; -} UD_TABLE; - -#define EFI_TO_LEGACY_MAJOR_VERSION 0x02 -#define EFI_TO_LEGACY_MINOR_VERSION 0x00 -#define MAX_IDE_CONTROLLER 8 - -/// -/// EFI_TO_COMPATIBILITY16_BOOT_TABLE -/// -typedef struct { - UINT16 MajorVersion; ///< The= EfiCompatibility major version number. - UINT16 MinorVersion; ///< The= EfiCompatibility minor version number. - UINT32 AcpiTable; ///< The= location of the RSDT ACPI table. < 4G range. - UINT32 SmbiosTable; ///< The= location of the SMBIOS table in EFI memory. < 4G range. - UINT32 SmbiosTableLength; - // - // Legacy SIO state - // - DEVICE_PRODUCER_DATA_HEADER SioData; ///< Sta= ndard traditional device information. - UINT16 DevicePathType; ///< The= default boot type. - UINT16 PciIrqMask; ///< Mas= k of which IRQs have been assigned to PCI. - UINT32 NumberE820Entries; ///< Num= ber of E820 entries. The number can change from the - ///< Com= patibility16InitializeYourself() function. - // - // Controller & Drive Identify[2] per controller information - // - HDD_INFO HddInfo[MAX_IDE_CONTROLLER]; ///< Har= d disk drive information, including raw Identify Drive data. - UINT32 NumberBbsEntries; ///< Num= ber of entries in the BBS table - UINT32 BbsTable; ///< A p= ointer to the BBS table. Type BBS_TABLE is defined below. - UINT32 SmmTable; ///< A p= ointer to the SMM table. Type SMM_TABLE is defined below. - UINT32 OsMemoryAbove1Mb; ///< The= amount of usable memory above 1 MB, i.e. E820 type 1 memory. This value can - ///< dif= fer from the value in EFI_TO_COMPATIBILITY16_INIT_TABLE as more - ///< mem= ory may have been discovered. - UINT32 UnconventionalDeviceTable; ///< Inf= ormation to boot off an unconventional device like a PARTIES partition. Type - ///< UD_= TABLE is defined below. -} EFI_TO_COMPATIBILITY16_BOOT_TABLE; - -/// -/// EFI_LEGACY_INSTALL_PCI_HANDLER -/// -typedef struct { - UINT8 PciBus; ///< The PCI bus o= f the device. - UINT8 PciDeviceFun; ///< The PCI devic= e in bits 7:3 and function in bits 2:0. - UINT8 PciSegment; ///< The PCI segme= nt of the device. - UINT8 PciClass; ///< The PCI class= code of the device. - UINT8 PciSubclass; ///< The PCI subcl= ass code of the device. - UINT8 PciInterface; ///< The PCI inter= face code of the device. - // - // Primary section - // - UINT8 PrimaryIrq; ///< The primary d= evice IRQ. - UINT8 PrimaryReserved; ///< Reserved. - UINT16 PrimaryControl; ///< The primary d= evice control I/O base. - UINT16 PrimaryBase; ///< The primary d= evice I/O base. - UINT16 PrimaryBusMaster; ///< The primary d= evice bus master I/O base. - // - // Secondary Section - // - UINT8 SecondaryIrq; ///< The secondary= device IRQ. - UINT8 SecondaryReserved; ///< Reserved. - UINT16 SecondaryControl; ///< The secondary= device control I/O base. - UINT16 SecondaryBase; ///< The secondary= device I/O base. - UINT16 SecondaryBusMaster; ///< The secondary= device bus master I/O base. -} EFI_LEGACY_INSTALL_PCI_HANDLER; - -#endif +/** @file + The EFI Legacy BIOS Protocol is used to abstract legacy Option ROM usage + under EFI and Legacy OS boot. This file also includes all the related + COMPATIBILITY16 structures and definitions. + + Note: The names for EFI_IA32_REGISTER_SET elements were picked to follow + well known naming conventions. + + Thunk is the code that switches from 32-bit protected environment into t= he 16-bit real-mode + environment. Reverse thunk is the code that does the opposite. + +Copyright (c) 2007 - 2018, Intel Corporation. All rights reserved.
+SPDX-License-Identifier: BSD-2-Clause-Patent + + @par Revision Reference: + This protocol is defined in Framework for EFI Compatibility Support Modu= le spec + Version 0.98. + +**/ + +#ifndef _EFI_LEGACY_BIOS_H_ +#define _EFI_LEGACY_BIOS_H_ + +/// +/// +/// +#pragma pack(1) + +typedef UINT8 SERIAL_MODE; +typedef UINT8 PARALLEL_MODE; + +#define EFI_COMPATIBILITY16_TABLE_SIGNATURE SIGNATURE_32 ('I', 'F', 'E', = '$') + +/// +/// There is a table located within the traditional BIOS in either the 0xF= 000:xxxx or 0xE000:xxxx +/// physical address range. It is located on a 16-byte boundary and provid= es the physical address of the +/// entry point for the Compatibility16 functions. These functions provide= the platform-specific +/// information that is required by the generic EfiCompatibility code. The= functions are invoked via +/// thunking by using EFI_LEGACY_BIOS_PROTOCOL.FarCall86() with the 32-bit= physical +/// entry point. +/// +typedef struct { + /// + /// The string "$EFI" denotes the start of the EfiCompatibility table. B= yte 0 is "I," byte + /// 1 is "F," byte 2 is "E," and byte 3 is "$" and is normally accessed = as a DWORD or UINT32. + /// + UINT32 Signature; + + /// + /// The value required such that byte checksum of TableLength equals zer= o. + /// + UINT8 TableChecksum; + + /// + /// The length of this table. + /// + UINT8 TableLength; + + /// + /// The major EFI revision for which this table was generated. + /// + UINT8 EfiMajorRevision; + + /// + /// The minor EFI revision for which this table was generated. + /// + UINT8 EfiMinorRevision; + + /// + /// The major revision of this table. + /// + UINT8 TableMajorRevision; + + /// + /// The minor revision of this table. + /// + UINT8 TableMinorRevision; + + /// + /// Reserved for future usage. + /// + UINT16 Reserved; + + /// + /// The segment of the entry point within the traditional BIOS for Compa= tibility16 functions. + /// + UINT16 Compatibility16CallSegment; + + /// + /// The offset of the entry point within the traditional BIOS for Compat= ibility16 functions. + /// + UINT16 Compatibility16CallOffset; + + /// + /// The segment of the entry point within the traditional BIOS for EfiCo= mpatibility + /// to invoke the PnP installation check. + /// + UINT16 PnPInstallationCheckSegment; + + /// + /// The Offset of the entry point within the traditional BIOS for EfiCom= patibility + /// to invoke the PnP installation check. + /// + UINT16 PnPInstallationCheckOffset; + + /// + /// EFI system resources table. Type EFI_SYSTEM_TABLE is defined in the = IntelPlatform + /// Innovation Framework for EFI Driver Execution Environment Core Inter= face Specification (DXE CIS). + /// + UINT32 EfiSystemTable; + + /// + /// The address of an OEM-provided identifier string. The string is null= terminated. + /// + UINT32 OemIdStringPointer; + + /// + /// The 32-bit physical address where ACPI RSD PTR is stored within the = traditional + /// BIOS. The remained of the ACPI tables are located at their EFI addre= sses. The size + /// reserved is the maximum for ACPI 2.0. The EfiCompatibility will fill= in the ACPI + /// RSD PTR with either the ACPI 1.0b or 2.0 values. + /// + UINT32 AcpiRsdPtrPointer; + + /// + /// The OEM revision number. Usage is undefined but provided for OEM mod= ule usage. + /// + UINT16 OemRevision; + + /// + /// The 32-bit physical address where INT15 E820 data is stored within t= he traditional + /// BIOS. The EfiCompatibility code will fill in the E820Pointer value a= nd copy the + /// data to the indicated area. + /// + UINT32 E820Pointer; + + /// + /// The length of the E820 data and is filled in by the EfiCompatibility= code. + /// + UINT32 E820Length; + + /// + /// The 32-bit physical address where the $PIR table is stored in the tr= aditional BIOS. + /// The EfiCompatibility code will fill in the IrqRoutingTablePointer va= lue and + /// copy the data to the indicated area. + /// + UINT32 IrqRoutingTablePointer; + + /// + /// The length of the $PIR table and is filled in by the EfiCompatibilit= y code. + /// + UINT32 IrqRoutingTableLength; + + /// + /// The 32-bit physical address where the MP table is stored in the trad= itional BIOS. + /// The EfiCompatibility code will fill in the MpTablePtr value and copy= the data + /// to the indicated area. + /// + UINT32 MpTablePtr; + + /// + /// The length of the MP table and is filled in by the EfiCompatibility = code. + /// + UINT32 MpTableLength; + + /// + /// The segment of the OEM-specific INT table/code. + /// + UINT16 OemIntSegment; + + /// + /// The offset of the OEM-specific INT table/code. + /// + UINT16 OemIntOffset; + + /// + /// The segment of the OEM-specific 32-bit table/code. + /// + UINT16 Oem32Segment; + + /// + /// The offset of the OEM-specific 32-bit table/code. + /// + UINT16 Oem32Offset; + + /// + /// The segment of the OEM-specific 16-bit table/code. + /// + UINT16 Oem16Segment; + + /// + /// The offset of the OEM-specific 16-bit table/code. + /// + UINT16 Oem16Offset; + + /// + /// The segment of the TPM binary passed to 16-bit CSM. + /// + UINT16 TpmSegment; + + /// + /// The offset of the TPM binary passed to 16-bit CSM. + /// + UINT16 TpmOffset; + + /// + /// A pointer to a string identifying the independent BIOS vendor. + /// + UINT32 IbvPointer; + + /// + /// This field is NULL for all systems not supporting PCI Express. This = field is the base + /// value of the start of the PCI Express memory-mapped configuration re= gisters and + /// must be filled in prior to EfiCompatibility code issuing the Compati= bility16 function + /// Compatibility16InitializeYourself(). + /// Compatibility16InitializeYourself() is defined in Compatibility16 + /// Functions. + /// + UINT32 PciExpressBase; + + /// + /// Maximum PCI bus number assigned. + /// + UINT8 LastPciBus; + + /// + /// Start Address of Upper Memory Area (UMA) to be set as Read/Write. If + /// UmaAddress is a valid address in the shadow RAM, it also indicates t= hat the region + /// from 0xC0000 to (UmaAddress - 1) can be used for Option ROM. + /// + UINT32 UmaAddress; + + /// + /// Upper Memory Area size in bytes to be set as Read/Write. If zero, no= UMA region + /// will be set as Read/Write (i.e. all Shadow RAM is set as Read-Only). + /// + UINT32 UmaSize; + + /// + /// Start Address of high memory that can be used for permanent allocati= on. If zero, + /// high memory is not available for permanent allocation. + /// + UINT32 HiPermanentMemoryAddress; + + /// + /// Size of high memory that can be used for permanent allocation in byt= es. If zero, + /// high memory is not available for permanent allocation. + /// + UINT32 HiPermanentMemorySize; +} EFI_COMPATIBILITY16_TABLE; + +/// +/// Functions provided by the CSM binary which communicate between the Efi= Compatibility +/// and Compatibility16 code. +/// +/// Inconsistent with the specification here: +/// The member's name started with "Compatibility16" [defined in Intel Fra= mework +/// Compatibility Support Module Specification / 0.97 version] +/// has been changed to "Legacy16" since keeping backward compatible. +/// +typedef enum { + /// + /// Causes the Compatibility16 code to do any internal initialization re= quired. + /// Input: + /// AX =3D Compatibility16InitializeYourself + /// ES:BX =3D Pointer to EFI_TO_COMPATIBILITY16_INIT_TABLE + /// Return: + /// AX =3D Return Status codes + /// + Legacy16InitializeYourself =3D 0x0000, + + /// + /// Causes the Compatibility16 BIOS to perform any drive number translat= ions to match the boot sequence. + /// Input: + /// AX =3D Compatibility16UpdateBbs + /// ES:BX =3D Pointer to EFI_TO_COMPATIBILITY16_BOOT_TABLE + /// Return: + /// AX =3D Returned status codes + /// + Legacy16UpdateBbs =3D 0x0001, + + /// + /// Allows the Compatibility16 code to perform any final actions before = booting. The Compatibility16 + /// code is read/write. + /// Input: + /// AX =3D Compatibility16PrepareToBoot + /// ES:BX =3D Pointer to EFI_TO_COMPATIBILITY16_BOOT_TABLE structure + /// Return: + /// AX =3D Returned status codes + /// + Legacy16PrepareToBoot =3D 0x0002, + + /// + /// Causes the Compatibility16 BIOS to boot. The Compatibility16 code is= Read/Only. + /// Input: + /// AX =3D Compatibility16Boot + /// Output: + /// AX =3D Returned status codes + /// + Legacy16Boot =3D 0x0003, + + /// + /// Allows the Compatibility16 code to get the last device from which a = boot was attempted. This is + /// stored in CMOS and is the priority number of the last attempted boot= device. + /// Input: + /// AX =3D Compatibility16RetrieveLastBootDevice + /// Output: + /// AX =3D Returned status codes + /// BX =3D Priority number of the boot device. + /// + Legacy16RetrieveLastBootDevice =3D 0x0004, + + /// + /// Allows the Compatibility16 code rehook INT13, INT18, and/or INT19 af= ter dispatching a legacy OpROM. + /// Input: + /// AX =3D Compatibility16DispatchOprom + /// ES:BX =3D Pointer to EFI_DISPATCH_OPROM_TABLE + /// Output: + /// AX =3D Returned status codes + /// BX =3D Number of non-BBS-compliant devices found. Equals 0 if BBS = compliant. + /// + Legacy16DispatchOprom =3D 0x0005, + + /// + /// Finds a free area in the 0xFxxxx or 0xExxxx region of the specified = length and returns the address + /// of that region. + /// Input: + /// AX =3D Compatibility16GetTableAddress + /// BX =3D Allocation region + /// 00 =3D Allocate from either 0xE0000 or 0xF0000 64 KB blocks. + /// Bit 0 =3D 1 Allocate from 0xF0000 64 KB block + /// Bit 1 =3D 1 Allocate from 0xE0000 64 KB block + /// CX =3D Requested length in bytes. + /// DX =3D Required address alignment. Bit mapped. First non-zero bit = from the right is the alignment. + /// Output: + /// AX =3D Returned status codes + /// DS:BX =3D Address of the region + /// + Legacy16GetTableAddress =3D 0x0006, + + /// + /// Enables the EfiCompatibility module to do any nonstandard processing= of keyboard LEDs or state. + /// Input: + /// AX =3D Compatibility16SetKeyboardLeds + /// CL =3D LED status. + /// Bit 0 Scroll Lock 0 =3D Off + /// Bit 1 NumLock + /// Bit 2 Caps Lock + /// Output: + /// AX =3D Returned status codes + /// + Legacy16SetKeyboardLeds =3D 0x0007, + + /// + /// Enables the EfiCompatibility module to install an interrupt handler = for PCI mass media devices that + /// do not have an OpROM associated with them. An example is SATA. + /// Input: + /// AX =3D Compatibility16InstallPciHandler + /// ES:BX =3D Pointer to EFI_LEGACY_INSTALL_PCI_HANDLER structure + /// Output: + /// AX =3D Returned status codes + /// + Legacy16InstallPciHandler =3D 0x0008 +} EFI_COMPATIBILITY_FUNCTIONS; + +/// +/// EFI_DISPATCH_OPROM_TABLE +/// +typedef struct { + UINT16 PnPInstallationCheckSegment; ///< A pointer to the PnpInstalla= tionCheck data structure. + UINT16 PnPInstallationCheckOffset; ///< A pointer to the PnpInstalla= tionCheck data structure. + UINT16 OpromSegment; ///< The segment where the OpROM = was placed. Offset is assumed to be 3. + UINT8 PciBus; ///< The PCI bus. + UINT8 PciDeviceFunction; ///< The PCI device * 0x08 | PCI = function. + UINT8 NumberBbsEntries; ///< The number of valid BBS tabl= e entries upon entry and exit. The IBV code may + ///< increase this number, if BBS= -compliant devices also hook INTs in order to force the + ///< OpROM BIOS Setup to be execu= ted. + UINT32 BbsTablePointer; ///< A pointer to the BBS table. + UINT16 RuntimeSegment; ///< The segment where the OpROM = can be relocated to. If this value is 0x0000, this + ///< means that the relocation of= this run time code is not supported. + ///< Inconsistent with specificat= ion here: + ///< The member's name "OpromDest= inationSegment" [defined in Intel Framework Compatibility Support Module Sp= ecification / 0.97 version] + ///< has been changed to "Runtime= Segment" since keeping backward compatible. +} EFI_DISPATCH_OPROM_TABLE; + +/// +/// EFI_TO_COMPATIBILITY16_INIT_TABLE +/// +typedef struct { + /// + /// Starting address of memory under 1 MB. The ending address is assumed= to be 640 KB or 0x9FFFF. + /// + UINT32 BiosLessThan1MB; + + /// + /// The starting address of the high memory block. + /// + UINT32 HiPmmMemory; + + /// + /// The length of high memory block. + /// + UINT32 HiPmmMemorySizeInBytes; + + /// + /// The segment of the reverse thunk call code. + /// + UINT16 ReverseThunkCallSegment; + + /// + /// The offset of the reverse thunk call code. + /// + UINT16 ReverseThunkCallOffset; + + /// + /// The number of E820 entries copied to the Compatibility16 BIOS. + /// + UINT32 NumberE820Entries; + + /// + /// The amount of usable memory above 1 MB, e.g., E820 type 1 memory. + /// + UINT32 OsMemoryAbove1Mb; + + /// + /// The start of thunk code in main memory. Memory cannot be used by BIO= S or PMM. + /// + UINT32 ThunkStart; + + /// + /// The size of the thunk code. + /// + UINT32 ThunkSizeInBytes; + + /// + /// Starting address of memory under 1 MB. + /// + UINT32 LowPmmMemory; + + /// + /// The length of low Memory block. + /// + UINT32 LowPmmMemorySizeInBytes; +} EFI_TO_COMPATIBILITY16_INIT_TABLE; + +/// +/// DEVICE_PRODUCER_SERIAL. +/// +typedef struct { + UINT16 Address; ///< I/O address assigned = to the serial port. + UINT8 Irq; ///< IRQ assigned to the s= erial port. + SERIAL_MODE Mode; ///< Mode of serial port. = Values are defined below. +} DEVICE_PRODUCER_SERIAL; + +/// +/// DEVICE_PRODUCER_SERIAL's modes. +///@{ +#define DEVICE_SERIAL_MODE_NORMAL 0x00 +#define DEVICE_SERIAL_MODE_IRDA 0x01 +#define DEVICE_SERIAL_MODE_ASK_IR 0x02 +#define DEVICE_SERIAL_MODE_DUPLEX_HALF 0x00 +#define DEVICE_SERIAL_MODE_DUPLEX_FULL 0x10 +/// @) + +/// +/// DEVICE_PRODUCER_PARALLEL. +/// +typedef struct { + UINT16 Address; ///< I/O address assigned to= the parallel port. + UINT8 Irq; ///< IRQ assigned to the par= allel port. + UINT8 Dma; ///< DMA assigned to the par= allel port. + PARALLEL_MODE Mode; ///< Mode of the parallel po= rt. Values are defined below. +} DEVICE_PRODUCER_PARALLEL; + +/// +/// DEVICE_PRODUCER_PARALLEL's modes. +///@{ +#define DEVICE_PARALLEL_MODE_MODE_OUTPUT_ONLY 0x00 +#define DEVICE_PARALLEL_MODE_MODE_BIDIRECTIONAL 0x01 +#define DEVICE_PARALLEL_MODE_MODE_EPP 0x02 +#define DEVICE_PARALLEL_MODE_MODE_ECP 0x03 +///@} + +/// +/// DEVICE_PRODUCER_FLOPPY +/// +typedef struct { + UINT16 Address; ///< I/O address ass= igned to the floppy. + UINT8 Irq; ///< IRQ assigned to= the floppy. + UINT8 Dma; ///< DMA assigned to= the floppy. + UINT8 NumberOfFloppy; ///< Number of flopp= ies in the system. +} DEVICE_PRODUCER_FLOPPY; + +/// +/// LEGACY_DEVICE_FLAGS +/// +typedef struct { + UINT32 A20Kybd : 1; ///< A20 controller = by keyboard controller. + UINT32 A20Port90 : 1; ///< A20 controlled = by port 0x92. + UINT32 Reserved : 30; ///< Reserved for fu= ture usage. +} LEGACY_DEVICE_FLAGS; + +/// +/// DEVICE_PRODUCER_DATA_HEADER +/// +typedef struct { + DEVICE_PRODUCER_SERIAL Serial[4]; ///< Data for serial p= ort x. Type DEVICE_PRODUCER_SERIAL is defined below. + DEVICE_PRODUCER_PARALLEL Parallel[3]; ///< Data for parallel= port x. Type DEVICE_PRODUCER_PARALLEL is defined below. + DEVICE_PRODUCER_FLOPPY Floppy; ///< Data for floppy. = Type DEVICE_PRODUCER_FLOPPY is defined below. + UINT8 MousePresent; ///< Flag to indicate = if mouse is present. + LEGACY_DEVICE_FLAGS Flags; ///< Miscellaneous Boo= lean state information passed to CSM. +} DEVICE_PRODUCER_DATA_HEADER; + +/// +/// ATAPI_IDENTIFY +/// +typedef struct { + UINT16 Raw[256]; ///< Raw data from the I= DE IdentifyDrive command. +} ATAPI_IDENTIFY; + +/// +/// HDD_INFO +/// +typedef struct { + /// + /// Status of IDE device. Values are defined below. There is one HDD_INF= O structure + /// per IDE controller. The IdentifyDrive is per drive. Index 0 is maste= r and index + /// 1 is slave. + /// + UINT16 Status; + + /// + /// PCI bus of IDE controller. + /// + UINT32 Bus; + + /// + /// PCI device of IDE controller. + /// + UINT32 Device; + + /// + /// PCI function of IDE controller. + /// + UINT32 Function; + + /// + /// Command ports base address. + /// + UINT16 CommandBaseAddress; + + /// + /// Control ports base address. + /// + UINT16 ControlBaseAddress; + + /// + /// Bus master address. + /// + UINT16 BusMasterAddress; + + UINT8 HddIrq; + + /// + /// Data that identifies the drive data; one per possible attached drive. + /// + ATAPI_IDENTIFY IdentifyDrive[2]; +} HDD_INFO; + +/// +/// HDD_INFO status bits +/// +#define HDD_PRIMARY 0x01 +#define HDD_SECONDARY 0x02 +#define HDD_MASTER_ATAPI_CDROM 0x04 +#define HDD_SLAVE_ATAPI_CDROM 0x08 +#define HDD_MASTER_IDE 0x20 +#define HDD_SLAVE_IDE 0x40 +#define HDD_MASTER_ATAPI_ZIPDISK 0x10 +#define HDD_SLAVE_ATAPI_ZIPDISK 0x80 + +/// +/// BBS_STATUS_FLAGS;\. +/// +typedef struct { + UINT16 OldPosition : 4; ///< Prior priorit= y. + UINT16 Reserved1 : 4; ///< Reserved for = future use. + UINT16 Enabled : 1; ///< If 0, ignore = this entry. + UINT16 Failed : 1; ///< 0 =3D Not kno= wn if boot failure occurred. + ///< 1 =3D Boot at= tempted failed. + + /// + /// State of media present. + /// 00 =3D No bootable media is present in the device. + /// 01 =3D Unknown if a bootable media present. + /// 10 =3D Media is present and appears bootable. + /// 11 =3D Reserved. + /// + UINT16 MediaPresent : 2; + UINT16 Reserved2 : 4; ///< Reserved for = future use. +} BBS_STATUS_FLAGS; + +/// +/// BBS_TABLE, device type values & boot priority values. +/// +typedef struct { + /// + /// The boot priority for this boot device. Values are defined below. + /// + UINT16 BootPriority; + + /// + /// The PCI bus for this boot device. + /// + UINT32 Bus; + + /// + /// The PCI device for this boot device. + /// + UINT32 Device; + + /// + /// The PCI function for the boot device. + /// + UINT32 Function; + + /// + /// The PCI class for this boot device. + /// + UINT8 Class; + + /// + /// The PCI Subclass for this boot device. + /// + UINT8 SubClass; + + /// + /// Segment:offset address of an ASCIIZ description string describing th= e manufacturer. + /// + UINT16 MfgStringOffset; + + /// + /// Segment:offset address of an ASCIIZ description string describing th= e manufacturer. + /// + UINT16 MfgStringSegment; + + /// + /// BBS device type. BBS device types are defined below. + /// + UINT16 DeviceType; + + /// + /// Status of this boot device. Type BBS_STATUS_FLAGS is defined below. + /// + BBS_STATUS_FLAGS StatusFlags; + + /// + /// Segment:Offset address of boot loader for IPL devices or install INT= 13 handler for + /// BCV devices. + /// + UINT16 BootHandlerOffset; + + /// + /// Segment:Offset address of boot loader for IPL devices or install INT= 13 handler for + /// BCV devices. + /// + UINT16 BootHandlerSegment; + + /// + /// Segment:offset address of an ASCIIZ description string describing th= is device. + /// + UINT16 DescStringOffset; + + /// + /// Segment:offset address of an ASCIIZ description string describing th= is device. + /// + UINT16 DescStringSegment; + + /// + /// Reserved. + /// + UINT32 InitPerReserved; + + /// + /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM + /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI + /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup + /// + UINT32 AdditionalIrq13Handler; + + /// + /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM + /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI + /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup + /// + UINT32 AdditionalIrq18Handler; + + /// + /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM + /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI + /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup + /// + UINT32 AdditionalIrq19Handler; + + /// + /// The use of these fields is IBV dependent. They can be used to flag t= hat an OpROM + /// has hooked the specified IRQ. The OpROM may be BBS compliant as some= SCSI + /// BBS-compliant OpROMs also hook IRQ vectors in order to run their BIO= S Setup + /// + UINT32 AdditionalIrq40Handler; + UINT8 AssignedDriveNumber; + UINT32 AdditionalIrq41Handler; + UINT32 AdditionalIrq46Handler; + UINT32 IBV1; + UINT32 IBV2; +} BBS_TABLE; + +/// +/// BBS device type values +///@{ +#define BBS_FLOPPY 0x01 +#define BBS_HARDDISK 0x02 +#define BBS_CDROM 0x03 +#define BBS_PCMCIA 0x04 +#define BBS_USB 0x05 +#define BBS_EMBED_NETWORK 0x06 +#define BBS_BEV_DEVICE 0x80 +#define BBS_UNKNOWN 0xff +///@} + +/// +/// BBS boot priority values +///@{ +#define BBS_DO_NOT_BOOT_FROM 0xFFFC +#define BBS_LOWEST_PRIORITY 0xFFFD +#define BBS_UNPRIORITIZED_ENTRY 0xFFFE +#define BBS_IGNORE_ENTRY 0xFFFF +///@} + +/// +/// SMM_ATTRIBUTES +/// +typedef struct { + /// + /// Access mechanism used to generate the soft SMI. Defined types are be= low. The other + /// values are reserved for future usage. + /// + UINT16 Type : 3; + + /// + /// The size of "port" in bits. Defined values are below. + /// + UINT16 PortGranularity : 3; + + /// + /// The size of data in bits. Defined values are below. + /// + UINT16 DataGranularity : 3; + + /// + /// Reserved for future use. + /// + UINT16 Reserved : 7; +} SMM_ATTRIBUTES; + +/// +/// SMM_ATTRIBUTES type values. +///@{ +#define STANDARD_IO 0x00 +#define STANDARD_MEMORY 0x01 +///@} + +/// +/// SMM_ATTRIBUTES port size constants. +///@{ +#define PORT_SIZE_8 0x00 +#define PORT_SIZE_16 0x01 +#define PORT_SIZE_32 0x02 +#define PORT_SIZE_64 0x03 +///@} + +/// +/// SMM_ATTRIBUTES data size constants. +///@{ +#define DATA_SIZE_8 0x00 +#define DATA_SIZE_16 0x01 +#define DATA_SIZE_32 0x02 +#define DATA_SIZE_64 0x03 +///@} + +/// +/// SMM_FUNCTION & relating constants. +/// +typedef struct { + UINT16 Function : 15; + UINT16 Owner : 1; +} SMM_FUNCTION; + +/// +/// SMM_FUNCTION Function constants. +///@{ +#define INT15_D042 0x0000 +#define GET_USB_BOOT_INFO 0x0001 +#define DMI_PNP_50_57 0x0002 +///@} + +/// +/// SMM_FUNCTION Owner constants. +///@{ +#define STANDARD_OWNER 0x0 +#define OEM_OWNER 0x1 +///@} + +/// +/// This structure assumes both port and data sizes are 1. SmmAttribute mu= st be +/// properly to reflect that assumption. +/// +typedef struct { + /// + /// Describes the access mechanism, SmmPort, and SmmData sizes. Type + /// SMM_ATTRIBUTES is defined below. + /// + SMM_ATTRIBUTES SmmAttributes; + + /// + /// Function Soft SMI is to perform. Type SMM_FUNCTION is defined below. + /// + SMM_FUNCTION SmmFunction; + + /// + /// SmmPort size depends upon SmmAttributes and ranges from2 bytes to 16= bytes. + /// + UINT8 SmmPort; + + /// + /// SmmData size depends upon SmmAttributes and ranges from2 bytes to 16= bytes. + /// + UINT8 SmmData; +} SMM_ENTRY; + +/// +/// SMM_TABLE +/// +typedef struct { + UINT16 NumSmmEntries; ///< Number of entri= es represented by SmmEntry. + SMM_ENTRY SmmEntry; ///< One entry per f= unction. Type SMM_ENTRY is defined below. +} SMM_TABLE; + +/// +/// UDC_ATTRIBUTES +/// +typedef struct { + /// + /// This bit set indicates that the ServiceAreaData is valid. + /// + UINT8 DirectoryServiceValidity : 1; + + /// + /// This bit set indicates to use the Reserve Area Boot Code Address (RA= CBA) only if + /// DirectoryServiceValidity is 0. + /// + UINT8 RabcaUsedFlag : 1; + + /// + /// This bit set indicates to execute hard disk diagnostics. + /// + UINT8 ExecuteHddDiagnosticsFlag : 1; + + /// + /// Reserved for future use. Set to 0. + /// + UINT8 Reserved : 5; +} UDC_ATTRIBUTES; + +/// +/// UD_TABLE +/// +typedef struct { + /// + /// This field contains the bit-mapped attributes of the PARTIES informa= tion. Type + /// UDC_ATTRIBUTES is defined below. + /// + UDC_ATTRIBUTES Attributes; + + /// + /// This field contains the zero-based device on which the selected + /// ServiceDataArea is present. It is 0 for master and 1 for the slave d= evice. + /// + UINT8 DeviceNumber; + + /// + /// This field contains the zero-based index into the BbsTable for the p= arent device. + /// This index allows the user to reference the parent device informatio= n such as PCI + /// bus, device function. + /// + UINT8 BbsTableEntryNumberForParentDevice; + + /// + /// This field contains the zero-based index into the BbsTable for the b= oot entry. + /// + UINT8 BbsTableEntryNumberForBoot; + + /// + /// This field contains the zero-based index into the BbsTable for the H= DD diagnostics entry. + /// + UINT8 BbsTableEntryNumberForHddDiag; + + /// + /// The raw Beer data. + /// + UINT8 BeerData[128]; + + /// + /// The raw data of selected service area. + /// + UINT8 ServiceAreaData[64]; +} UD_TABLE; + +#define EFI_TO_LEGACY_MAJOR_VERSION 0x02 +#define EFI_TO_LEGACY_MINOR_VERSION 0x00 +#define MAX_IDE_CONTROLLER 8 + +/// +/// EFI_TO_COMPATIBILITY16_BOOT_TABLE +/// +typedef struct { + UINT16 MajorVersion; ///< The= EfiCompatibility major version number. + UINT16 MinorVersion; ///< The= EfiCompatibility minor version number. + UINT32 AcpiTable; ///< The= location of the RSDT ACPI table. < 4G range. + UINT32 SmbiosTable; ///< The= location of the SMBIOS table in EFI memory. < 4G range. + UINT32 SmbiosTableLength; + // + // Legacy SIO state + // + DEVICE_PRODUCER_DATA_HEADER SioData; ///< Sta= ndard traditional device information. + UINT16 DevicePathType; ///< The= default boot type. + UINT16 PciIrqMask; ///< Mas= k of which IRQs have been assigned to PCI. + UINT32 NumberE820Entries; ///< Num= ber of E820 entries. The number can change from the + ///< Com= patibility16InitializeYourself() function. + // + // Controller & Drive Identify[2] per controller information + // + HDD_INFO HddInfo[MAX_IDE_CONTROLLER]; ///< Har= d disk drive information, including raw Identify Drive data. + UINT32 NumberBbsEntries; ///< Num= ber of entries in the BBS table + UINT32 BbsTable; ///< A p= ointer to the BBS table. Type BBS_TABLE is defined below. + UINT32 SmmTable; ///< A p= ointer to the SMM table. Type SMM_TABLE is defined below. + UINT32 OsMemoryAbove1Mb; ///< The= amount of usable memory above 1 MB, i.e. E820 type 1 memory. This value can + ///< dif= fer from the value in EFI_TO_COMPATIBILITY16_INIT_TABLE as more + ///< mem= ory may have been discovered. + UINT32 UnconventionalDeviceTable; ///< Inf= ormation to boot off an unconventional device like a PARTIES partition. Type + ///< UD_= TABLE is defined below. +} EFI_TO_COMPATIBILITY16_BOOT_TABLE; + +/// +/// EFI_LEGACY_INSTALL_PCI_HANDLER +/// +typedef struct { + UINT8 PciBus; ///< The PCI bus o= f the device. + UINT8 PciDeviceFun; ///< The PCI devic= e in bits 7:3 and function in bits 2:0. + UINT8 PciSegment; ///< The PCI segme= nt of the device. + UINT8 PciClass; ///< The PCI class= code of the device. + UINT8 PciSubclass; ///< The PCI subcl= ass code of the device. + UINT8 PciInterface; ///< The PCI inter= face code of the device. + // + // Primary section + // + UINT8 PrimaryIrq; ///< The primary d= evice IRQ. + UINT8 PrimaryReserved; ///< Reserved. + UINT16 PrimaryControl; ///< The primary d= evice control I/O base. + UINT16 PrimaryBase; ///< The primary d= evice I/O base. + UINT16 PrimaryBusMaster; ///< The primary d= evice bus master I/O base. + // + // Secondary Section + // + UINT8 SecondaryIrq; ///< The secondary= device IRQ. + UINT8 SecondaryReserved; ///< Reserved. + UINT16 SecondaryControl; ///< The secondary= device control I/O base. + UINT16 SecondaryBase; ///< The secondary= device I/O base. + UINT16 SecondaryBusMaster; ///< The secondary= device bus master I/O base. +} EFI_LEGACY_INSTALL_PCI_HANDLER; + +// +// Restore default pack value +// +#pragma pack() + +#endif --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 175739165491953.49929977162367; Mon, 8 Sep 2025 21:20:54 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 70AEC4C468; Tue, 9 Sep 2025 04:20:52 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fout-b1-smtp.messagingengine.com [202.12.124.144]) by coreboot.org (Postfix) with ESMTP id 6F1694046B for ; Tue, 9 Sep 2025 04:18:14 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfout.stl.internal (Postfix) with ESMTP id 4FC121D001AF; Tue, 9 Sep 2025 00:18:13 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-09.internal (MEProxy); Tue, 09 Sep 2025 00:18:13 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:11 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391493; x=1757477893; bh=yONEUwmbvm9wV7aSwwMggKYuAhPf5F3L7gwkODxDnl8=; b= cemnlNtVrM6eK+OgLy5tORnYOVV5pSrrNc2XOzEptqUiSdXTUt3HSb268BVW2xRy XlAJzAPUJSjFRJ9cX68Lq/sdRzUQ3Leussit0+0DZtseQczn7B5Nus8pK4eaxzAe JPivoP4kIi1auVczd8UyMj5iXcJvqQ7U3QKDyuzGAzkb6NNYlVhQgny/ljbmU9v8 kG05jX3XydO/emE9fePeVtvMa3XOGvrmQPOopvkPDOiKZVvnAbP7AL2Hy1yPWQ3Z 6DBXRsvkQ0ZJxfcT6rEG+M57yO6EIDMJGIrxSq6WwgTtad31Z4fajeEiR76pLw4s Gy18Dircw9G8gLXm/M7s3Q== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391493; x= 1757477893; bh=yONEUwmbvm9wV7aSwwMggKYuAhPf5F3L7gwkODxDnl8=; b=U 0YcSbjKB+P0i79x5IbCPnzVzZlMpzSnaRlRl5ch7nOxFGTiB7iZ7dldvLynJ0upB RlPv3FZhL8yH3N/lQ1B7uHiDtZk2sLPUucaKQQTC3s5wmr1gNbMZl+2vUFrIGPqD FNzm8WEz8WFMERjFNfzil1rZv77pSLx91U56qJQZkR5Wyt3S9e73u1SCxJIxjPqN QP/t4V+uCnsWVVB5M8OGTWTjicLVT7V1HhZn6CEJ+Ko4pFtdA8giXJB4TDnLfqK0 E396cr06zFyJkQsTnboEoATcURheQeOiPN/x7Syzozik4cmFZh6qn+2X5H0HoMwP DaCNCwl8pF97y74HP5U+w== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepvdekiefhfeevkeeuveetfe elffekgedugefhtdduudeghfeuveegffegudekjeelnecuvehluhhsthgvrhfuihiivgep tdenucfrrghrrghmpehmrghilhhfrhhomhepjhhirgiguhhnrdihrghnghesfhhlhihgoh grthdrtghomhdpnhgspghrtghpthhtohepvddpmhhouggvpehsmhhtphhouhhtpdhrtghp thhtohepshgvrggsihhoshesshgvrggsihhoshdrohhrghdprhgtphhtthhopehjihgrgi hunhdrhigrnhhgsehflhihghhorghtrdgtohhm X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:18:01 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-8-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: BSICKZC55T6YKRXTW5ZJUJ6WDZR6RQKC X-Message-ID-Hash: BSICKZC55T6YKRXTW5ZJUJ6WDZR6RQKC X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 8/9] virtio-blk: Fix indentation for vring_get_buf call List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391657024116600 Content-Type: text/plain; charset="utf-8" Adjust the indentation of the vring_get_buf function call to maintain consistency with surrounding code. Fix warning: In file included from out/ccode32flat.o.tmp.c:83: ./src/hw/virtio-blk.c:56:9: warning: misleading indentation; statement is n= ot part of the previous 'while' [-Wmisleading-indentation] 56 | vring_get_buf(vq, NULL); Signed-off-by: Jiaxun Yang --- src/hw/virtio-blk.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/src/hw/virtio-blk.c b/src/hw/virtio-blk.c index 137a2c3c75579beae69611e248002d48f947fdac..351692e22e6ebaf63626348e47a= 0f0533617325e 100644 --- a/src/hw/virtio-blk.c +++ b/src/hw/virtio-blk.c @@ -53,7 +53,7 @@ virtio_blk_op_one_segment(struct virtiodrive_s *vdrive, usleep(5); =20 /* Reclaim virtqueue element */ - vring_get_buf(vq, NULL); + vring_get_buf(vq, NULL); =20 /** ** Clear interrupt status register. Avoid leaving interrupts stuck --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org From nobody Sun Sep 21 21:58:48 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) client-ip=78.46.105.101; envelope-from=seabios-bounces@seabios.org; helo=coreboot.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of seabios.org designates 78.46.105.101 as permitted sender) smtp.mailfrom=seabios-bounces@seabios.org; dmarc=fail(p=none dis=none) header.from=flygoat.com Return-Path: Received: from coreboot.org (mail.coreboot.org [78.46.105.101]) by mx.zohomail.com with SMTPS id 1757391675846482.52959768316816; Mon, 8 Sep 2025 21:21:15 -0700 (PDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by coreboot.org (Postfix) with ESMTPA id 4498C403D3; Tue, 9 Sep 2025 04:21:13 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) (fout-b1-smtp.messagingengine.com [202.12.124.144]) by coreboot.org (Postfix) with ESMTP id 0513D40293 for ; Tue, 9 Sep 2025 04:18:16 +0000 (UTC) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by mailfout.stl.internal (Postfix) with ESMTP id DB4651D001AF; Tue, 9 Sep 2025 00:18:14 -0400 (EDT) Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) by phl-compute-01.internal (MEProxy); Tue, 09 Sep 2025 00:18:14 -0400 Received: from authenticated-user (PRIMARY_HOSTNAME [PUBLIC_IP]) 9 Sep 2025 00:18:13 -0400 (EDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=flygoat.com; h= cc:cc:content-transfer-encoding:content-type:content-type:date :date:from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to; s=fm2; t=1757391494; x=1757477894; bh=l8RF2LZHSL+0M8bMBg2Zoeo6V7//TQDcBM1kuspPerU=; b= C7NC7sM2TjWiHJXHM5uNHggBgGmoUP3jolyuTYYHuq5fUQX9WGP+Ai1Unnt0vWBu rA8egpCJhqJ0sxNdB8SS4jKKExjzlsgdVs7XxthLSzP+3tTU8Y3XhWoplha4uEPk 5l0Z/9jkigK/JgFGMEGsFmgBsD6+QSiJsR3mYb26KNvp/e/rwP53p05eJFXl0FI7 ZRteQ/SormS+2TCNHr8hhJoruxyA+WgcnesUAPjuCaNLcoI5LJjgcAI3HzKhu0pH TdolQyCle7SUaGSFUBtNkKQHfiVHKFWXeT2+KptaqH1MpFWyapM/9978gCTOzj26 pdwMf/frLcqxSPXEKCK5Eg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:cc:content-transfer-encoding :content-type:content-type:date:date:feedback-id:feedback-id :from:from:in-reply-to:in-reply-to:message-id:mime-version :references:reply-to:subject:subject:to:to:x-me-proxy :x-me-sender:x-me-sender:x-sasl-enc; s=fm1; t=1757391494; x= 1757477894; bh=l8RF2LZHSL+0M8bMBg2Zoeo6V7//TQDcBM1kuspPerU=; b=M HAf3pdGTf5eZfK/QaTlIloC3N0453xEfuygv3QkKGzYSZLrWuBL/JV/8qF71wOX8 OYABtKeuSYpUp7V7gzCKhJR6KHXizVfB9t1NV1QE/J7r/zrDnaT1OOJ5Xs75+9fD 0dcfKjeyg9yB1Yukk8KNVl6gq4yYtoc9CTtve1H4wAcCl1++ALMmrrWpDj9gEs97 D1ZlulSXJ0pBR9HKjuhkLKBx7WB+40rC3B5oDo4vpJKT1iovkeJbHosZigI10Iyh rIavwmhukuim2VUUonTmI0P5PHM46vZVrZpS23EPHP8aDlPf74cxu6nmq7/IyktS QPHLbf5m/lHQxGct/ByRA== X-ME-Sender: X-ME-Received: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeeffedrtdeggdduleegfecutefuodetggdotefrod ftvfcurfhrohhfihhlvgemucfhrghsthforghilhdpuffrtefokffrpgfnqfghnecuuegr ihhlohhuthemuceftddtnecunecujfgurhephfffufggtgfgkfhfjgfvvefosehtjeertd ertdejnecuhfhrohhmpeflihgrgihunhcujggrnhhguceojhhirgiguhhnrdihrghnghes fhhlhihgohgrthdrtghomheqnecuggftrfgrthhtvghrnhepvdekiefhfeevkeeuveetfe elffekgedugefhtdduudeghfeuveegffegudekjeelnecuvehluhhsthgvrhfuihiivgep udenucfrrghrrghmpehmrghilhhfrhhomhepjhhirgiguhhnrdihrghnghesfhhlhihgoh grthdrtghomhdpnhgspghrtghpthhtohepvddpmhhouggvpehsmhhtphhouhhtpdhrtghp thhtohepshgvrggsihhoshesshgvrggsihhoshdrohhrghdprhgtphhtthhopehjihgrgi hunhdrhigrnhhgsehflhihghhorghtrdgtohhm X-ME-Proxy: Feedback-ID: ifd894703:Fastmail From: Jiaxun Yang Date: Tue, 09 Sep 2025 04:18:02 +0000 MIME-Version: 1.0 Message-Id: <20250909-build-v3-9-3128c8c8c3ad@flygoat.com> References: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> In-Reply-To: <20250909-build-v3-0-3128c8c8c3ad@flygoat.com> To: seabios@seabios.org Message-ID-Hash: GM5MGVS72S7ED7WMHDEAGJEXZX3QKVCL X-Message-ID-Hash: GM5MGVS72S7ED7WMHDEAGJEXZX3QKVCL X-MailFrom: jiaxun.yang@flygoat.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-seabios.seabios.org-0; header-match-seabios.seabios.org-1; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: Jiaxun Yang X-Mailman-Version: 3.3.11b1 Precedence: list Subject: [SeaBIOS] [PATCH v3 9/9] usb-ohci: Fix logical condition in start_ohci function List-Id: SeaBIOS mailing list Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: Content-Transfer-Encoding: quoted-printable Authentication-Results: coreboot.org; auth=pass smtp.auth=mailman@coreboot.org smtp.mailfrom=seabios-bounces@seabios.org X-Spamd-Bar: ---- X-ZohoMail-DKIM: fail (found 2 invalid signatures) X-ZM-MESSAGEID: 1757391677208116600 Content-Type: text/plain; charset="utf-8" Correct the logical condition in the start_ohci function to ensure proper evaluation of the status variable. Fix warning: ./src/hw/usb-ohci.c:192:13: warning: logical not is only applied to the lef= t hand side of this bitwise operator [-Wlogical-not-parentheses] 192 | if (! status & OHCI_HCR) Signed-off-by: Jiaxun Yang --- src/hw/usb-ohci.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/src/hw/usb-ohci.c b/src/hw/usb-ohci.c index 90f60e6452957552412d2aa9958f00141473437a..0fe8ea9e5d36468516e60830510= 4da1e2129be70 100644 --- a/src/hw/usb-ohci.c +++ b/src/hw/usb-ohci.c @@ -189,7 +189,7 @@ start_ohci(struct usb_ohci_s *cntl, struct ohci_hcca *h= cca) writel(&cntl->regs->cmdstatus, OHCI_HCR); for (;;) { u32 status =3D readl(&cntl->regs->cmdstatus); - if (! status & OHCI_HCR) + if (!(status & OHCI_HCR)) break; if (timer_check(end)) { warn_timeout(); --=20 2.43.0 _______________________________________________ SeaBIOS mailing list -- seabios@seabios.org To unsubscribe send an email to seabios-leave@seabios.org