From nobody Thu Apr 25 11:44:03 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1555095940; cv=none; d=zoho.com; s=zohoarc; b=IdJaAr8YV7Ug0zldPpLzEIk9tEkj29LD7RqxA9l+/ziRxhq/6esRXoGJ3HvUHoiwegMDOrslF0k/jSotUYC+F6R0YSDz5Cen/Jxqq/Rr3t5jrxzCZYdW71zuyBKZbL65KBrgNNpR5/iIq2uwLS5LTKYCZNnajP/nYyEzwM8/G9Q= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1555095940; h=Content-Type:Cc:Date:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:To:ARC-Authentication-Results; bh=79EsxfdwoLsRW+GUR8Nyl5Kuc8XDEJsGK2tUoTEsRCU=; b=U89Ve+oFcuhST+ln7n2XoD64Fo8cYdT3kpSi2VpDMwxbb6LNYIxQDoX/7+LHKQNHIxxhg3wdiCogRsqM/hJMzkuJ3sLJnN3aOmyUeqRIC4Qe3kN6dlBZhJi1ai13Y0djFtHDXH24USM8lNpY4sYjF7L4HWk6gUJedjyAcnpnIEo= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1555095940805105.21797355617275; Fri, 12 Apr 2019 12:05:40 -0700 (PDT) Received: from localhost ([127.0.0.1]:41489 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hF1UT-0005lK-KM for importer@patchew.org; Fri, 12 Apr 2019 15:05:33 -0400 Received: from eggs.gnu.org ([209.51.188.92]:51375) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hF1T1-0004s8-W8 for qemu-devel@nongnu.org; Fri, 12 Apr 2019 15:04:05 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hF1T0-0004yT-5C for qemu-devel@nongnu.org; Fri, 12 Apr 2019 15:04:03 -0400 Received: from mail-lf1-x143.google.com ([2a00:1450:4864:20::143]:34098) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hF1Sz-0004xV-Jr; Fri, 12 Apr 2019 15:04:02 -0400 Received: by mail-lf1-x143.google.com with SMTP id h5so5357966lfm.1; Fri, 12 Apr 2019 12:04:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:from:date:message-id:subject:to:cc; bh=nQVBDQdIf7uLgvydkDvWOdcylKmcIXFTHUtAzZQVE9w=; b=TS8M61qU/G72Ux4pS9vLex4buvOMWupJGjEt2JKiv76ZljUAQRXpi2Wg8qEn9Qadmc ow84TH+4JVDGQGxaNPhM8yGUmNKx50byKrKS0YplnUFsGeF2z0vzeSSwU3rklBXQCIne U0w55TJ02sje2dDIxNNuYFru3luTiYRJk9f+rHJG+oPVs+AkqxfMCYG/jrNHk9C9MaNT W/62KmyDPdj+lpONR7Ilp6MT7g0x8C73WdF+JXq72zFHsMQos9ktvm4rDCfWgzKw1M85 WawRKC26pPeHEXHoPZxEiWSe2CEAQoiQBHqgMhj6kQIny6F9S//ZwMyOYyRIM7Z+uiYI wUXg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:from:date:message-id:subject:to:cc; bh=nQVBDQdIf7uLgvydkDvWOdcylKmcIXFTHUtAzZQVE9w=; b=Dx7GguEmNc5M5D/bmt6eNVNa3xz3+7/KjprpOaJ3NzXVKzN9cQrW8o3vdfv6r/JO8K bWNvVpBftq16CvQeNXOqgaF8IFtciXL6JxlIQsk1N/4wjXrcFz4goY350XN1chQfqZcs ysIPNTtBvZE3mXnAK5unsMV/yJzU2pHO31O0M9GcF6UlLE+hZZpvpFgCTA6InMg3irbr ccMxZ2/oxZz1NjxcqMA2FGAuJPq1VpjENmyH5xH7vLBfgnpNJIZ6x1qOiIosgakKqWgR HDEoHu5NIYuM7oAQNsfn3oHfBmIBVfh2riPmcZE3ORLu9t5x9N/dBZ9KdrsJCswdiCB1 9I1w== X-Gm-Message-State: APjAAAU3dljtE9sPb2bdqjf7I6v1kcDiLtYnZia/OjhPenZomNTum4TO luvdKyyCY51C81VSVN2AB7tFBXSeJeAAYrm947SBCC+044Y= X-Google-Smtp-Source: APXvYqyuvttJ1QVlVKHSlce2MhjoOZTwf2ALSp301MRLPZzh69Tt1/ovVa3JkiaHOuhTsm/Mqo+XQW8NRvUsqmkDi+8= X-Received: by 2002:ac2:5487:: with SMTP id t7mr6926081lfk.41.1555095839433; Fri, 12 Apr 2019 12:03:59 -0700 (PDT) MIME-Version: 1.0 From: Jonathan Behrens Date: Fri, 12 Apr 2019 15:03:33 -0400 Message-ID: To: qemu-devel@nongnu.org X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::143 X-Content-Filtered-By: Mailman/MimeDel 2.1.21 Subject: [Qemu-devel] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Bastian Koppelmann , Palmer Dabbelt , Alistair Francis , qemu-riscv@nongnu.org, Sagar Karandikar Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Currently mcounteren.TM acts as though it is hardwired to zero, even though QEMU allows it to be set. This change resolves the issue by allowing reads to the time and timeh control registers when running in a privileged mode where such accesses are allowed. Signed-off-by: Jonathan Behrens --- hw/riscv/sifive_clint.c | 1 + target/riscv/cpu.c | 14 ++++++++++++++ target/riscv/cpu.h | 2 ++ target/riscv/csr.c | 17 +++++++++++------ 4 files changed, 28 insertions(+), 6 deletions(-) diff --git a/hw/riscv/sifive_clint.c b/hw/riscv/sifive_clint.c index d4c159e937..3ad4fe6139 100644 --- a/hw/riscv/sifive_clint.c +++ b/hw/riscv/sifive_clint.c @@ -237,6 +237,7 @@ DeviceState *sifive_clint_create(hwaddr addr, hwaddr size, uint32_t num_harts, env->timer =3D timer_new_ns(QEMU_CLOCK_VIRTUAL, &sifive_clint_timer_cb, cpu); env->timecmp =3D 0; + env->time_freq =3D SIFIVE_CLINT_TIMEBASE_FREQ; } DeviceState *dev =3D qdev_create(NULL, TYPE_SIFIVE_CLINT); diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index d61bce6d55..ff17d54691 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -103,12 +103,20 @@ static void set_resetvec(CPURISCVState *env, int resetvec) #endif } +static void set_time_freq(CPURISCVState *env, uint64_t freq) +{ +#ifndef CONFIG_USER_ONLY + env->time_freq =3D freq; +#endif +} + static void riscv_any_cpu_init(Object *obj) { CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RVXLEN | RVI | RVM | RVA | RVF | RVD | RVC | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); set_resetvec(env, DEFAULT_RSTVEC); + set_time_freq(env, NANOSECONDS_PER_SECOND); } #if defined(TARGET_RISCV32) @@ -121,6 +129,7 @@ static void rv32gcsu_priv1_09_1_cpu_init(Object *obj) set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); set_feature(env, RISCV_FEATURE_PMP); + set_time_freq(env, NANOSECONDS_PER_SECOND); } static void rv32gcsu_priv1_10_0_cpu_init(Object *obj) @@ -131,6 +140,7 @@ static void rv32gcsu_priv1_10_0_cpu_init(Object *obj) set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); set_feature(env, RISCV_FEATURE_PMP); + set_time_freq(env, NANOSECONDS_PER_SECOND); } static void rv32imacu_nommu_cpu_init(Object *obj) @@ -140,6 +150,7 @@ static void rv32imacu_nommu_cpu_init(Object *obj) set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_PMP); + set_time_freq(env, NANOSECONDS_PER_SECOND); } #elif defined(TARGET_RISCV64) @@ -152,6 +163,7 @@ static void rv64gcsu_priv1_09_1_cpu_init(Object *obj) set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); set_feature(env, RISCV_FEATURE_PMP); + set_time_freq(env, NANOSECONDS_PER_SECOND); } static void rv64gcsu_priv1_10_0_cpu_init(Object *obj) @@ -162,6 +174,7 @@ static void rv64gcsu_priv1_10_0_cpu_init(Object *obj) set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); set_feature(env, RISCV_FEATURE_PMP); + set_time_freq(env, NANOSECONDS_PER_SECOND); } static void rv64imacu_nommu_cpu_init(Object *obj) @@ -171,6 +184,7 @@ static void rv64imacu_nommu_cpu_init(Object *obj) set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_PMP); + set_time_freq(env, NANOSECONDS_PER_SECOND); } #endif diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 20bce8742e..67b1769ad3 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -173,7 +173,9 @@ struct CPURISCVState { /* temporary htif regs */ uint64_t mfromhost; uint64_t mtohost; + uint64_t timecmp; + uint64_t time_freq; /* physical memory protection */ pmp_table_t pmp_state; diff --git a/target/riscv/csr.c b/target/riscv/csr.c index e1d91b6c60..6083c782a1 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -191,22 +191,31 @@ static int read_instreth(CPURISCVState *env, int csrno, target_ulong *val) } #endif /* TARGET_RISCV32 */ -#if defined(CONFIG_USER_ONLY) static int read_time(CPURISCVState *env, int csrno, target_ulong *val) { +#if !defined(CONFIG_USER_ONLY) + *val =3D muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL), + env->time_freq, NANOSECONDS_PER_SECOND); +#else *val =3D cpu_get_host_ticks(); +#endif return 0; } #if defined(TARGET_RISCV32) static int read_timeh(CPURISCVState *env, int csrno, target_ulong *val) { +#if !defined(CONFIG_USER_ONLY) + *val =3D muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL), + env->time_freq, NANOSECONDS_PER_SECOND) >> 32; +#else *val =3D cpu_get_host_ticks() >> 32; +#endif return 0; } #endif -#else /* CONFIG_USER_ONLY */ +#if !defined(CONFIG_USER_ONLY) /* Machine constants */ @@ -854,14 +863,10 @@ static riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = =3D { [CSR_INSTRETH] =3D { ctr, read_instreth }, #endif - /* User-level time CSRs are only available in linux-user - * In privileged mode, the monitor emulates these CSRs */ -#if defined(CONFIG_USER_ONLY) [CSR_TIME] =3D { ctr, read_time }, #if defined(TARGET_RISCV32) [CSR_TIMEH] =3D { ctr, read_timeh }, #endif -#endif #if !defined(CONFIG_USER_ONLY) /* Machine Timers and Counters */ --=20 2.20.1