From nobody Wed Nov 5 16:23:53 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail header.i=@amazon.com; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1535144008078154.88138535970256; Fri, 24 Aug 2018 13:53:28 -0700 (PDT) Received: from localhost ([::1]:43613 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ftJ5C-0004xo-TY for importer@patchew.org; Fri, 24 Aug 2018 16:53:26 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:43550) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ftI4K-0000nQ-7u for qemu-devel@nongnu.org; Fri, 24 Aug 2018 15:48:29 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ftI4F-0007ER-V7 for qemu-devel@nongnu.org; Fri, 24 Aug 2018 15:48:28 -0400 Received: from smtp-fw-33001.amazon.com ([207.171.190.10]:49038) by eggs.gnu.org with esmtps (TLS1.0:RSA_ARCFOUR_SHA1:16) (Exim 4.71) (envelope-from ) id 1ftI4C-0007Bl-2v for qemu-devel@nongnu.org; Fri, 24 Aug 2018 15:48:21 -0400 Received: from sea3-co-svc-lb6-vlan2.sea.amazon.com (HELO email-inbound-relay-2b-a7fdc47a.us-west-2.amazon.com) ([10.47.22.34]) by smtp-border-fw-out-33001.sea14.amazon.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 24 Aug 2018 19:45:58 +0000 Received: from ua08cfde8192f59f8a244.ant.amazon.com (pdx2-ws-svc-lb17-vlan3.amazon.com [10.247.140.70]) by email-inbound-relay-2b-a7fdc47a.us-west-2.amazon.com (8.14.7/8.14.7) with ESMTP id w7OJigiM115488 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=NO); Fri, 24 Aug 2018 19:44:43 GMT Received: from ua08cfde8192f59f8a244.ant.amazon.com (localhost [127.0.0.1]) by ua08cfde8192f59f8a244.ant.amazon.com (8.15.2/8.15.2/Debian-3) with ESMTP id w7OJigGg020027; Fri, 24 Aug 2018 15:44:42 -0400 Received: (from jancraig@localhost) by ua08cfde8192f59f8a244.ant.amazon.com (8.15.2/8.15.2/Submit) id w7OJigP8020026; Fri, 24 Aug 2018 15:44:42 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amazon.com; i=@amazon.com; q=dns/txt; s=amazon201209; t=1535140100; x=1566676100; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=u3+27zhArHwm31W3uTQUiB4Z70Zii64qG8WfywBnCgU=; b=SFPeYiFPDPnrpQIbEywBD1AhQ8ZfWN53XNUWz4V5k21iHpKEPmCoingC tZ6jD8n1QbtzzEIH1VXZYKNsmj1oETk/bB3bf3cdIQW4dXuAOcnxZ9WVs vmkVfIR2Yq6Tv8hmRKW13s2v98k76yS7pXUxcFqlfnDuIYgzr92cmxT6/ 4=; X-IronPort-AV: E=Sophos;i="5.53,283,1531785600"; d="scan'208";a="750585510" To: qemu-devel@nongnu.org Date: Fri, 24 Aug 2018 15:44:08 -0400 Message-Id: <71a1d563f19149e1987cfcbb5adb7a6e2e9216f2.1535133089.git.jancraig@amazon.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: References: Precedence: Bulk X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 207.171.190.10 X-Mailman-Approved-At: Fri, 24 Aug 2018 16:47:11 -0400 Subject: [Qemu-devel] [PATCH 7/7] target/mips: Add MXU instructions S32LDD and S32LDDR X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , From: Craig Janeczek via Qemu-devel Reply-To: Craig Janeczek Cc: aurelien@aurel32.net, amarkovic@wavecomp.com, Craig Janeczek Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Adds support for emulating the S32LDD and S32LDDR MXU instructions. Signed-off-by: Craig Janeczek --- target/mips/translate.c | 44 +++++++++++++++++++++++++++++++++++++---- 1 file changed, 40 insertions(+), 4 deletions(-) diff --git a/target/mips/translate.c b/target/mips/translate.c index ae6cfc3d7c..3faa95a66e 100644 --- a/target/mips/translate.c +++ b/target/mips/translate.c @@ -347,7 +347,8 @@ enum { OPC_MSUB =3D 0x04 | OPC_SPECIAL2, OPC_MSUBU =3D 0x05 | OPC_SPECIAL2, /* Loongson 2F */ - OPC_MULT_G_2F =3D 0x10 | OPC_SPECIAL2, + /* opcode 0x10 overlaps loongson and MXU command */ + OPC_MULT_G_2F_MXU_S32LDD =3D 0x10 | OPC_SPECIAL2, OPC_DMULT_G_2F =3D 0x11 | OPC_SPECIAL2, OPC_MULTU_G_2F =3D 0x12 | OPC_SPECIAL2, OPC_DMULTU_G_2F =3D 0x13 | OPC_SPECIAL2, @@ -3798,6 +3799,15 @@ typedef union { uint32_t special2:6; } S8LDD; =20 + struct { + uint32_t op:6; + uint32_t xra:4; + uint32_t s12:10; + uint32_t sel:1; + uint32_t rb:5; + uint32_t special2:6; + } S32LDD; + struct { uint32_t op:6; uint32_t xra:4; @@ -3925,6 +3935,24 @@ static void gen_mxu(DisasContext *ctx, uint32_t opc) gen_store_mxu_gpr(t0, opcode->S8LDD.xra); break; =20 + case OPC_MULT_G_2F_MXU_S32LDD: + gen_load_gpr(t0, opcode->S32LDD.rb); + + tcg_gen_movi_tl(t1, opcode->S32LDD.s12); + tcg_gen_shli_tl(t1, t1, 2); + if (opcode->S32LDD.s12 & 0x200) { + tcg_gen_ori_tl(t1, t1, 0xFFFFF000); + } + tcg_gen_add_tl(t1, t0, t1); + tcg_gen_qemu_ld_tl(t1, t1, ctx->mem_idx, MO_SL); + + if (opcode->S32LDD.sel =3D=3D 1) { + /* S32LDDR */ + tcg_gen_bswap32_tl(t1, t1); + } + gen_store_mxu_gpr(t1, opcode->S32LDD.xra); + break; + case OPC_MXU_D16MUL: if (opcode->D16MUL.sel =3D=3D 1) { /* D16MULE is not supported */ @@ -4093,7 +4121,7 @@ static void gen_loongson_integer(DisasContext *ctx, u= int32_t opc, =20 switch (opc) { case OPC_MULT_G_2E: - case OPC_MULT_G_2F: + case OPC_MULT_G_2F_MXU_S32LDD: case OPC_MULTU_G_2E: case OPC_MULTU_G_2F: #if defined(TARGET_MIPS64) @@ -4116,7 +4144,7 @@ static void gen_loongson_integer(DisasContext *ctx, u= int32_t opc, =20 switch (opc) { case OPC_MULT_G_2E: - case OPC_MULT_G_2F: + case OPC_MULT_G_2F_MXU_S32LDD: tcg_gen_mul_tl(cpu_gpr[rd], t0, t1); tcg_gen_ext32s_tl(cpu_gpr[rd], cpu_gpr[rd]); break; @@ -18153,7 +18181,6 @@ static void decode_opc_special2_legacy(CPUMIPSState= *env, DisasContext *ctx) break; case OPC_DIV_G_2F: case OPC_DIVU_G_2F: - case OPC_MULT_G_2F: case OPC_MULTU_G_2F: case OPC_MOD_G_2F: case OPC_MODU_G_2F: @@ -18170,6 +18197,15 @@ static void decode_opc_special2_legacy(CPUMIPSStat= e *env, DisasContext *ctx) gen_mxu(ctx, op1); break; =20 + case OPC_MULT_G_2F_MXU_S32LDD: + /* There is an overlap of opcodes between Loongson2F and MXU */ + if (ctx->insn_flags & INSN_LOONGSON2F) { + check_insn(ctx, INSN_LOONGSON2F); + gen_loongson_integer(ctx, op1, rd, rs, rt); + } else { + gen_mxu(ctx, op1); + } + break; case OPC_CLO: case OPC_CLZ: check_insn(ctx, ISA_MIPS32); --=20 2.18.0