From nobody Sat Jul 25 10:28:17 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass header.i=@intel.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=intel.com ARC-Seal: i=1; a=rsa-sha256; t=1784582362; cv=none; d=zohomail.com; s=zohoarc; b=UhjR7mPGEC2kHfyb0Yv25G8mAasDxz1qBsiaBunj5PrzjQflE2kVCY62WchHldL0B0SnR+wYdfbuJS6EUTrIgRqx1U9KkAaoFWoS6w5iQidAa4DrHvApwzUhRtUmBbDWqgLA0o4PrW8zK/cnTNJ5iCVO5zE28KjXjLGePwhhL0E= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1784582362; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=CUQaypXx/5pEoTCwufz5pMr1wMJkZv43b/VPZHDIk1A=; b=fElAKQCJelWmTHcvzQ2/pwr2u0ZdPQsU6XdO+C7MWnKXEW9AvdDzwiqJoiUBDKv0qKzsZq/QaOyyFVVrTHwhvOYlcWTKw95ayA6s9zviUKnsWGzk82iYRhxcpQjAsfbvyLTyLNAeVzawoCrv2a27dGA0X4S8cAyPH+hDIDctyL0= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass header.i=@intel.com; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1784582362621457.82347447664597; Mon, 20 Jul 2026 14:19:22 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wlvNr-0000aA-4e; Mon, 20 Jul 2026 17:18:43 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wlvNp-0000ZP-3e; Mon, 20 Jul 2026 17:18:41 -0400 Received: from mgamail.intel.com ([192.198.163.12]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wlvNm-0002s1-JW; Mon, 20 Jul 2026 17:18:40 -0400 Received: from fmviesa003.fm.intel.com ([10.60.135.143]) by fmvoesa106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Jul 2026 14:18:34 -0700 Received: from chang-linux-3.sc.intel.com (HELO chang-linux-3) ([172.25.66.174]) by fmviesa003.fm.intel.com with ESMTP; 20 Jul 2026 14:18:34 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1784582318; x=1816118318; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=jtm6YXQnFw0kebiVQVJ3GvwJKqxTXD5l5rONJ03Stxc=; b=jr+/8z0514z9iEERu5yoszAz6yFQGZHBqciUObCGbEtd9LfiH34/TsC8 unwhkGBZV2knsnxWr9Y0rT7veohKyjBcByLaMptK7i27yf1/t267q0KwI R5IlfCD0CE9bWcKVaziDYg1fEJg5YEfSaMbYx5NIAlOE7HMAz5PNJsbHR uGiIk1mIogloHxqZcBQw9448HKauGWFyfdf+YzouSbrTBkmp6M8+amavw n5SnCJO66xY7W991F1cpvgUtGqnvCXaYM70nVif7WaxGXMhvDLCHUudls YyOriIv9/jhIXUeGxvbxDgB2c1oX8/fkhQ4ZX1vbGI7XYGowHS6v8cNwO w==; X-CSE-ConnectionGUID: d2DvQ91ITHu8ertstj/zWg== X-CSE-MsgGUID: mHSFE6lsTamBH1R7laAEeA== X-IronPort-AV: E=McAfee;i="6800,10657,11852"; a="88997056" X-IronPort-AV: E=Sophos;i="6.25,175,1779174000"; d="scan'208";a="88997056" X-CSE-ConnectionGUID: uWqHgMmXQ5CzrMtOrGmHBw== X-CSE-MsgGUID: dhE4ptFuSA6YeyvNXCz6wg== X-ExtLoop1: 1 From: "Chang S. Bae" To: qemu-devel@nongnu.org Cc: pbonzini@redhat.com, berrange@redhat.com, seanjc@google.com, chang.seok.bae@intel.com, qemu-stable@nongnu.org, Zhao Liu Subject: [PATCH v2] i386/cpu: Remove AMX-TF32 CPUID bit Date: Mon, 20 Jul 2026 20:52:27 +0000 Message-ID: <20260720205227.519647-1-chang.seok.bae@intel.com> X-Mailer: git-send-email 2.51.0 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=192.198.163.12; envelope-from=chang.seok.bae@intel.com; helo=mgamail.intel.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) AC_FROM_MANY_DOTS=2.499, BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_NONE=0.001, SPF_NONE=0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @intel.com) X-ZM-MESSAGEID: 1784582363837158500 Content-Type: text/plain; charset="utf-8" A recent revision of the Intel document [1] removed AMX-TF32, confirming that the feature will not be implemented in future processors. Remove the feature bit definition and its enumeration from the Diamond Rapids CPU model. [1] Intel Architecture Instruction Set Extensions and Future Features (Rev.062) Cc: qemu-stable@nongnu.org # v11.0+ Reviewed-by: Zhao Liu Signed-off-by: Chang S. Bae --- V1 -> V2: Collect tag and cc @stable (Zaho) --- target/i386/cpu.c | 5 ++--- target/i386/cpu.h | 2 -- 2 files changed, 2 insertions(+), 5 deletions(-) diff --git a/target/i386/cpu.c b/target/i386/cpu.c index 5805d33ab92d..bde501ad8f7b 100644 --- a/target/i386/cpu.c +++ b/target/i386/cpu.c @@ -1319,7 +1319,7 @@ FeatureWordInfo feature_word_info[FEATURE_WORDS] =3D { .type =3D CPUID_FEATURE_WORD, .feat_names =3D { "amx-int8-alias", "amx-bf16-alias", "amx-complex-alias", "amx-= fp16-alias", - "amx-fp8", NULL, "amx-tf32", "amx-avx512", + "amx-fp8", NULL, NULL, "amx-avx512", "amx-movrs", NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, @@ -5726,8 +5726,7 @@ static const X86CPUDefinition builtin_x86_defs[] =3D { CPUID_1E_1_EAX_AMX_INT8_ALIAS | CPUID_1E_1_EAX_AMX_BF16_ALIAS | CPUID_1E_1_EAX_AMX_COMPLEX_ALIAS | CPUID_1E_1_EAX_AMX_FP16_ALIAS | CPUID_1E_1_EAX_AMX_FP8 | - CPUID_1E_1_EAX_AMX_TF32 | CPUID_1E_1_EAX_AMX_AVX512 | - CPUID_1E_1_EAX_AMX_MOVRS, + CPUID_1E_1_EAX_AMX_AVX512 | CPUID_1E_1_EAX_AMX_MOVRS, .features[FEAT_29_0_EBX] =3D CPUID_29_0_EBX_APX_NCI_NDD_NF, /* * Though this bit will be set by avx_version=3D2, it's better to diff --git a/target/i386/cpu.h b/target/i386/cpu.h index e6a197602d87..8354c0753f0d 100644 --- a/target/i386/cpu.h +++ b/target/i386/cpu.h @@ -1111,8 +1111,6 @@ uint64_t x86_cpu_get_supported_feature_word(X86CPU *c= pu, FeatureWord w); #define CPUID_1E_1_EAX_AMX_FP16_ALIAS (1U << 3) /* AMX_FP8 instruction */ #define CPUID_1E_1_EAX_AMX_FP8 (1U << 4) -/* AMX_TF32 instruction */ -#define CPUID_1E_1_EAX_AMX_TF32 (1U << 6) /* AMX_AVX512 instruction */ #define CPUID_1E_1_EAX_AMX_AVX512 (1U << 7) /* AMX_MOVRS instruction */ --=20 2.53.0