From nobody Sun Sep 20 16:43:19 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=oss.qualcomm.com ARC-Seal: i=1; a=rsa-sha256; t=1784044350; cv=none; d=zohomail.com; s=zohoarc; b=WzxTc7HtNePCZpYu3YSPwXjIKsixDQ22X4s3/W125z+smUFis8nHflCa8B3FB4tMw+YwLrfijOg4I3vY2EhfIIJ1TpS+AigkJONUSrqG0pW2Njyjpf/RAN7SjsGLVRSgO2FIESOJy/59IVDleHLuUHN1xx+M6B0MzuM1XPWjIp4= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1784044350; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=UjCW2KnZukssLQmuAHY3Tg9UeCyWnt5eIH8EmF45Ai8=; b=iqmmIUsyP/gimLec6e1/thJNcM85NtgCMtR0mQwN7LlgnR3+gZbGFe7hdmR6ItZXCMkiGTjagLeV/MnCUuR8pB1oksBCDsojbg3SdAQ4Kg6RXBBJbgx+s6EG7w6omMXhT+HBnq8rjae+vxHMSiq7r8o5rDReCI/a3O8fRAMejkM= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1784044350198442.32982202802737; Tue, 14 Jul 2026 08:52:30 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wjfQ7-000105-Dn; Tue, 14 Jul 2026 11:51:43 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wjfQ6-0000zI-ED for qemu-devel@nongnu.org; Tue, 14 Jul 2026 11:51:42 -0400 Received: from mx0b-0031df01.pphosted.com ([205.220.180.131]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wjfQ4-00014d-9V for qemu-devel@nongnu.org; Tue, 14 Jul 2026 11:51:42 -0400 Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 66EEcW4m800390 for ; Tue, 14 Jul 2026 15:51:39 GMT Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4fdnnr0r0m-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 14 Jul 2026 15:51:39 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-c856470fe9fso1054315a12.2 for ; Tue, 14 Jul 2026 08:51:39 -0700 (PDT) Received: from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-13b987fc629sm41343581c88.0.2026.07.14.08.51.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2026 08:51:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= UjCW2KnZukssLQmuAHY3Tg9UeCyWnt5eIH8EmF45Ai8=; b=LvGef/Zehk7AGYyR 3XF8ilp9sI1GUGNp8swTqvOSVmzofq00xZou58Og6+fZjHubeCA9bG+3CaAyDqUI xSvoHgvy1vezBcmVhTQE2Yzk11MV2vQxbwliWz4mvKpITkxDH/peQOBN+z0xHOOe 7WH3xxS47oALbzcaLbtsgl5jyhxXapOYV5NwYdoynI9YE5WWVjiyg5ljvwKwSGeF FpeCgpPwqyksa60/Ob9FaKu4vXwFA4r2yFAvyelwPe8VVmBjfVITmE/06Aa9hY65 2sORIxkxbhFt95UQsLZSh+TbVIgwme6X5isbmTJpmMZ3ZmnHwU1Zbc6q4SqUUhRv pA5RAg== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1784044298; x=1784649098; darn=nongnu.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to:content-type; bh=UjCW2KnZukssLQmuAHY3Tg9UeCyWnt5eIH8EmF45Ai8=; b=gBEBssNAHE+o2+0yzlBwT8fHTjx1Mnjy1hzSi/Ur1iTOgPK97ef4fujDXoXW5HM/vd 9mjFnvtz+1c9EPTG6MnCPU62bXEB1NHzB++76N4h3rwy2pRFI+CmFWR5mmKt4Glwmtc8 dPoE/q6FvAZ6Hi03m2XQrFDoEmNrUUc545hAzU1X7LsNqNd+MDgdZicVyU1WrMFHUBK5 k8wF11BGQr25T+27HbH6rtiRToW4DfpmRzt0mOIiZbbaYuzJgFnkgtTH1W1FGlAX+kud Le79R6NH9TZ4tcrvVIzanpqLNA7Oyk/LupJ6zhIpJ4Qk69qth1bkZ4qbwUGcZ7PAzRJJ 4GVg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784044298; x=1784649098; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=UjCW2KnZukssLQmuAHY3Tg9UeCyWnt5eIH8EmF45Ai8=; b=X5MEVW+uoEikRj821Jjg1NGjYntvQhddbv0FggB8h7giduNZA7yXU0Sn8Rn4+RacaF rN9ZIzz6kPFe47DB3ZvJRePtbtKXHD2U7/VCAZ/e3fksPa4yQPrr+ABJfwjq/6RFSwWs 5eag1qjYh+rmJ/09jIWFE+FXkX/hKU8zWshUXhu1cA1QHsQl4U7MChVJVJeXWFX5R1X8 FoSsR48Rdn4cBPW2/MPnnkZaJwIX0DbXQ5b1aA6KzEEsPQp/r0XK1SiJsWDEa3YICopT L6O+LYqEMuv/k6lRhSFAFWZJaPdiDkE3IsR/qni2NbCvOTBRTYk1ONntDGbb7qBY1KG+ M7LA== X-Gm-Message-State: AOJu0YxYzBYk8g2whPS5SXjMWCVVH/XFQ4LfCIxVMeYbEi2rTvVfgr6c KK36Em1aZf72iAvuGIWtaGBaPgGxgBra1yi16YsvFSeugL/ojhSSG7tWbwVC6AYg0voLa8sKbO6 zFfmZZGGI21f7cN3QxdeE6S5UObMQihXbn7axQ9k9zTb9XFtoYs3JAZ6OFc8I89p9Sw== X-Gm-Gg: AfdE7ckK5sC6FEBC5CaZ6DMqI0jHkaWUuERCbsuHrshJeYaDM8NPw4MSxkyDovvvn8f jqu+qfd1jbK7N6X3WN/esyeypbX3mDGajW2tXPOF0b96r897s1pXYNchGOMbwuQd38QiIidvuDS dtbqv6no7OPxvOhKXjq1bvR1//kgiuN0oUADdK41b7RBgXKrhrUVDm/G8BzQJupxdn6JWSL8a4U WMombEqrY/4GWSsEDaccZFohO2YBf9SVSjJTyXm9fGXjbVvLfUwvAWjFQWd5xB1vD6uc9OTS/wt ousvCw8aksWN9Tfv4IlNvPtkjavCuY3TVxLJLKeVASQ4XEfUzPzHMq1VuvflUwVZAS5Iu4YM6rD OSroqCNir1W/WDaq1KRbm+L1UUW57zZdd3w5tWiKTG4arIy7Zd7yKecAhgl4= X-Received: by 2002:a05:6a20:6a28:b0:39b:a997:9e40 with SMTP id adf61e73a8af0-3c110a773cfmr14075850637.46.1784044298218; Tue, 14 Jul 2026 08:51:38 -0700 (PDT) X-Received: by 2002:a05:6a20:6a28:b0:39b:a997:9e40 with SMTP id adf61e73a8af0-3c110a773cfmr14075814637.46.1784044297727; Tue, 14 Jul 2026 08:51:37 -0700 (PDT) From: Brian Cain To: qemu-devel@nongnu.org Cc: ltaylorsimpson@gmail.com, Laurent Vivier , Thomas Huth , Paolo Bonzini , matheus.bernardino@oss.qualcomm.com, Fabiano Rosas , Brian Cain , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , philmd@oss.qualcomm.com, pierrick.bouvier@oss.qualcomm.com, =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= Subject: [PATCH 6/7] tests/qtest: add L2VIC qtest Date: Tue, 14 Jul 2026 08:51:25 -0700 Message-Id: <20260714155126.3509544-7-brian.cain@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260714155126.3509544-1-brian.cain@oss.qualcomm.com> References: <20260714155126.3509544-1-brian.cain@oss.qualcomm.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-Spam-Info: AW1haW4tMjYwNzE0MDE2NCBTYWx0ZWRfX3Jc5/Ufcd6lG NfvLJdj52IyileOtYzkSuzncZeMCkzRB9FvELP62E6KbW0M4tFFZtFfEgGRJx1otX4wm+JwWJ/p /tY3H6ONY9U3RGAswAlkxFra9jnzyEY= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNzE0MDE2NCBTYWx0ZWRfX8zLhXg6y+G4L UPpBULZHsrN28mqY00GNKIo83Pu3uKhQX2B1ODeqYoUNghd15MNb6SEtil9WUTDzH8cd0m4v24X e3Tqzb+EMYfK90XHgVNTJGB/M5I5cVJar2jIFhoaku0/q9poBnVK6eC4esuyvmURGsMz5XMkbF/ i87ojZAaM7Ux9TPtfwGB8+oM58mJeconAof/l7XPavhaZXG5131QU2Y0twwRd1LI7QGxHppy0qP DUscXsB8nVeMtnXxsRpegzxGeuv0b5KxkANA1K4In0BS8h76PYkrALB5EMwlDeW0S7zURd3qxFf RCVrZ9sHny8StbDih/6feYTs3N9Lrdnfk4R3LdhbLMDeq2wklHWdtEGTSTyMyufepPyx6kkIzyd Z+FUX9OefwhJwqPP+C6DoX0Z7VAw/eC9JoK+gizhzKvub/2ChnqF5eZGznmsmnh/8MRJFSkbbeS x7ARHCG/dxCH1k9NHEQ== X-Proofpoint-ORIG-GUID: NUFutn9laF0diMuEqFZ2zL3xZkO_lXYK X-Authority-Analysis: v=2.4 cv=NfPWEWD4 c=1 sm=1 tr=0 ts=6a565b0b cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=RAioF0-LDSMA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22 a=EUspDBNiAAAA:8 a=1LxsVcIvEUuLhGiP2wwA:9 a=QEXdDO2ut3YA:10 a=_Vgx9l1VpLgwpw_dHYaR:22 X-Proofpoint-GUID: NUFutn9laF0diMuEqFZ2zL3xZkO_lXYK X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-07-14_03,2026-07-14_01,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 malwarescore=0 phishscore=0 clxscore=1015 spamscore=0 suspectscore=0 bulkscore=0 impostorscore=0 adultscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000 definitions=main-2607140164 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=205.220.180.131; envelope-from=brian.cain@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com X-Spam_score_int: -27 X-Spam_score: -2.8 X-Spam_bar: -- X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @qualcomm.com) X-ZM-MESSAGEID: 1784044351377158500 Add a qtest exercising the L2VIC interrupt controller's basic register access and interrupt enable/disable behavior. Signed-off-by: Brian Cain Reviewed-by: Pierrick Bouvier --- MAINTAINERS | 1 + tests/qtest/l2vic-test.c | 242 +++++++++++++++++++++++++++++++++++++++ tests/qtest/meson.build | 2 +- 3 files changed, 244 insertions(+), 1 deletion(-) create mode 100644 tests/qtest/l2vic-test.c diff --git a/MAINTAINERS b/MAINTAINERS index 1240d180b85..8201e487000 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -252,6 +252,7 @@ S: Supported F: target/hexagon/ F: hw/intc/hex-l2vic.c F: include/hw/intc/hex-l2vic.h +F: tests/qtest/l2vic-test.c X: target/hexagon/idef-parser/ X: target/hexagon/gen_idef_parser_funcs.py F: linux-user/hexagon/ diff --git a/tests/qtest/l2vic-test.c b/tests/qtest/l2vic-test.c new file mode 100644 index 00000000000..9887e458a6f --- /dev/null +++ b/tests/qtest/l2vic-test.c @@ -0,0 +1,242 @@ +/* + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries. + * SPDX-License-Identifier: GPL-2.0-or-later + * + * QTest testcase for the L2VIC Interrupt Controller + */ + +#include "qemu/osdep.h" +#include "libqtest-single.h" +#include "hw/intc/hex-l2vic.h" + +/* Base addresses for L2VIC */ +#define L2VIC_BASE 0xfc910000 +#define L2VIC_FAST_BASE 0xfc920000 + +/* Helper functions */ +static uint32_t l2vic_read32(uint64_t base, uint32_t offset) +{ + return readl(base + offset); +} + +static void l2vic_write32(uint64_t base, uint32_t offset, uint32_t value) +{ + writel(base + offset, value); +} + +/* Test basic register access */ +static void test_l2vic_register_access(void) +{ + uint32_t val; + + /* Test that basic registers can be read/written */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x1); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_ENABLEn); + /* Should have enabled interrupt 0 */ + g_assert_cmpuint(val & 0x1, =3D=3D, 0x1); + + /* Clear it */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_CLEARn, 0x1); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_ENABLEn); + /* Should be cleared now */ + g_assert_cmpuint(val & 0x1, =3D=3D, 0x0); +} + +/* Test interrupt enable/disable */ +static void test_l2vic_interrupt_enable(void) +{ + uint32_t val; + + /* Initially all interrupts should be disabled */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_ENABLEn); + g_assert_cmpuint(val, =3D=3D, 0); + + /* Enable some interrupts */ + /* Enable IRQ 0 and 2 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x5); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_ENABLEn); + g_assert_cmpuint(val & 0x5, =3D=3D, 0x5); + + /* Disable one */ + /* Disable IRQ 0 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_CLEARn, 0x1); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_ENABLEn); + g_assert_cmpuint(val & 0x1, =3D=3D, 0x0); /* IRQ 0 should be disabled= */ + g_assert_cmpuint(val & 0x4, =3D=3D, 0x4); /* IRQ 2 should still be en= abled */ +} + +/* Test register read/write without triggering interrupts */ +static void test_l2vic_basic_functionality(void) +{ + l2vic_read32(L2VIC_BASE, L2VIC_INT_ENABLEn); + l2vic_read32(L2VIC_BASE, L2VIC_INT_PENDINGn); + l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + l2vic_read32(L2VIC_BASE, L2VIC_INT_TYPEn); + + /* Exercise write-only registers */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0); + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_CLEARn, 0); +} + +/* + * Test L2VIC IRQ outputs + */ +static void test_l2vic_irq_outputs(void) +{ + uint32_t val; + + /* Clear any previous configuration */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_CLEARn, 0xFFFFFFFF); + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, 0xFFFFFFFF); + /* Reset all to level-triggered */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0); + + /* Test Group 0 interrupts (default group: IRQ2) */ + /* Configure interrupt 0 as edge-triggered (required for soft interrup= ts) */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0x1); + /* Enable interrupt 0 and generate software interrupt */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x1); + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0x1); + + /* Verify interrupt is active (would assert IRQ2 in real hardware) */ + /* In L2VIC: pending interrupts become active and clear from pending */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + g_assert_cmpuint(val & 0x1, =3D=3D, 0x1); + + /* Clear the interrupt using INT_CLEARn register */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, 0x1); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + g_assert_cmpuint(val & 0x1, =3D=3D, 0x0); + + /* Test Group 1 interrupts: IRQ3 */ + /* Configure interrupt 1 as edge-triggered and to group 1 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0x2); + /* Set bit 1 for interrupt 1 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_1, 0x2); + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x2); + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0x2); + + /* Verify interrupt is active in group 1 (would assert IRQ3) */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + g_assert_cmpuint(val & 0x2, =3D=3D, 0x2); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_GRPn_1); + g_assert_cmpuint(val & 0x2, =3D=3D, 0x2); + + /* Clear the interrupt using INT_CLEARn register */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, 0x2); + + /* Test Group 2 interrupts: IRQ4 */ + /* Configure interrupt 2 as edge-triggered and to group 2 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0x4); + /* Set bit 2 for interrupt 2 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_2, 0x4); + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x4); + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0x4); + + /* Verify interrupt is active in group 2 (would assert IRQ4) */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + g_assert_cmpuint(val & 0x4, =3D=3D, 0x4); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_GRPn_2); + g_assert_cmpuint(val & 0x4, =3D=3D, 0x4); + + /* Clear the interrupt using INT_CLEARn register */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, 0x4); + + /* Test Group 3 interrupts: IRQ5 */ + /* Configure interrupt 3 as edge-triggered and to group 3 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0x8); + /* Set bit 3 for interrupt 3 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_3, 0x8); + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x8); + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0x8); + + /* Verify interrupt is active in group 3 (would assert IRQ5) */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + g_assert_cmpuint(val & 0x8, =3D=3D, 0x8); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_GRPn_3); + g_assert_cmpuint(val & 0x8, =3D=3D, 0x8); + + /* Clear the interrupt using INT_CLEARn register */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, 0x8); + + /* Test multiple pending interrupts (only one can be active at a time)= */ + /* Configure all interrupts 0-3 as edge-triggered */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0xF); + /* Enable interrupts 0-3 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0xF); + /* Generate all 4 interrupts */ + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0xF); + + /* Verify that highest prio interrupt becomes active */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + /* At least one bit should be set, but not necessarily all */ + g_assert_cmpuint(val & 0xF, !=3D, 0x0); + + /* Clear all active interrupts */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, val & 0xF); + + /* After clearing, check if more interrupts become active */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + /* Could be 0 if all processed, or have more if pending */ + + /* Test that software interrupts require edge-triggered configuration = */ + /* Configure interrupt 5 as level-triggered (default) */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0x0); + /* Enable interrupt 5 */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_SETn, 0x20); + /* Try to generate level interrupt */ + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0x20); + + /* Should not work - no interrupt should be active */ + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + /* No interrupt because level-triggered */ + g_assert_cmpuint(val & 0x20, =3D=3D, 0x0); + + /* Now configure as edge-triggered and try again */ + /* Set edge-triggered */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_TYPEn, 0x20); + /* Generate interrupt */ + l2vic_write32(L2VIC_BASE, L2VIC_SOFT_INTn, 0x20); + val =3D l2vic_read32(L2VIC_BASE, L2VIC_INT_STATUSn); + g_assert_cmpuint(val & 0x20, =3D=3D, 0x20); + + /* Clean up - clear all configuration */ + l2vic_write32(L2VIC_BASE, L2VIC_INT_ENABLE_CLEARn, 0xFFFFFFFF); + l2vic_write32(L2VIC_BASE, L2VIC_INT_CLEARn, 0xFFFFFFFF); + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_0, 0); + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_1, 0); + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_2, 0); + l2vic_write32(L2VIC_BASE, L2VIC_INT_GRPn_3, 0); +} + +static void test_l2vic_on_machine(gconstpointer data) +{ + const char *machine =3D (const char *)data; + g_autofree char *args =3D g_strdup_printf("-machine %s", machine); + + qtest_start(args); + + /* Run all the L2VIC tests */ + test_l2vic_register_access(); + test_l2vic_interrupt_enable(); + test_l2vic_basic_functionality(); + test_l2vic_irq_outputs(); + + qtest_end(); +} + +int main(int argc, char **argv) +{ + g_test_init(&argc, &argv, NULL); + + /* Test on virt machine */ + qtest_add_data_func("/l2vic/virt/all-tests", "virt", + test_l2vic_on_machine); + + /* Test on V66G_1024 machine */ + qtest_add_data_func("/l2vic/V66G_1024/all-tests", "V66G_1024", + test_l2vic_on_machine); + + return g_test_run(); +} diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build index 56ff860e216..a76863c7dd6 100644 --- a/tests/qtest/meson.build +++ b/tests/qtest/meson.build @@ -299,7 +299,7 @@ qtests_riscv64 =3D ['riscv-csr-test'] + \ ['iommu-riscv-test'] : []) + \ (config_all_devices.has_key('CONFIG_K230') ? ['k230-wdt-test'] : []) =20 -qtests_hexagon =3D ['boot-serial-test'] +qtests_hexagon =3D ['boot-serial-test', 'l2vic-test'] =20 qos_test_ss =3D ss.source_set() qos_test_ss.add( --=20 2.34.1