From nobody Sun Jul 26 13:29:04 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=oss.qualcomm.com ARC-Seal: i=1; a=rsa-sha256; t=1781156084; cv=none; d=zohomail.com; s=zohoarc; b=OyF5ZHhCk3ZgPAZeQ/wyZ0ep2cpLDAdNFZaJglWesD3NixESRiWarxC5MRUjSnLcapaRsjkijXxWCbZiLUPmAUIpS8qYyCwkNDTigBGNzqQz9EiWr8dcW3eFTZD2ZX9nq2pDUaKQXoDsdroPPiXIYlW9mfDbgUL2mE2LZDCPEdg= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1781156084; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=aYSfvjUUsXy6KSwJpcj8qliovgKfc7INo7Pa3l0W2vI=; b=m4DWQfndmy+gKrSRr8xSwljwaiJ9So2NcJyy9xC3RCmR1q7VfByoT2SOHcvvRYRz4Qhwtsod5yx6lA8mYdKiI+BG7ulN/wckV80Ik1rdL1QB28/F5ryG+01GTTHUNFnwJJ9sPK17TaqFLMf0LvT1DuF9/WaXJyHrf7FMMyuE/MM= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1781156084243309.48109589283763; Wed, 10 Jun 2026 22:34:44 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists1p.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1wXY38-0001yp-85; Thu, 11 Jun 2026 01:33:54 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wXY2m-0001Zx-05 for qemu-devel@nongnu.org; Thu, 11 Jun 2026 01:33:33 -0400 Received: from mx0a-0031df01.pphosted.com ([205.220.168.131]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1wXY2g-0002bj-QW for qemu-devel@nongnu.org; Thu, 11 Jun 2026 01:33:29 -0400 Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65B5GE3U3724546 for ; Thu, 11 Jun 2026 05:33:15 GMT Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqe6v9qtf-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Thu, 11 Jun 2026 05:33:15 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-304ec73b015so4238601eec.1 for ; Wed, 10 Jun 2026 22:33:15 -0700 (PDT) Received: from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-30806ee207asm720800eec.29.2026.06.10.22.33.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jun 2026 22:33:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= aYSfvjUUsXy6KSwJpcj8qliovgKfc7INo7Pa3l0W2vI=; b=L6bY3f6DEviGYjfs Al2DN+d0OTMznVKx1MMM/X42zE9hkV8XtTiLx0n8XXEcoCiJ1DI6w6MaWmhvmPeE ERwF+Krv+7uInlPbY3fK00t50Fh+ei9iUeY4Ij9Raee0tw+jJBogBKhUEs7OR0ul +STikyrxlPhVTajPcbcntcu1Mty6nh6HOFVqdGX85poukBBujKYV0O/5hlMBmryi XFPc3+hJaKC6WkRDcPndqJCChyCkpt3W289C+qa5hwasuBEPAWelBsqZEldQb1ZH lF72eN4jbcICY0311ubQ/DSMEsLJUn91kPmSIbb1eb6SBD6Kixe4WZg4F3yoYgeM OmaM6A== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781155995; x=1781760795; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=aYSfvjUUsXy6KSwJpcj8qliovgKfc7INo7Pa3l0W2vI=; b=F5O4Cam1Rj9F7BA38LG6+5GqzbVLXbbY1VrlqoODUbRBxR8c1qIfJih1DaAOkQnj0x NNUNIGB9il9EPkA+01Op+xUmugf+mattxhAAWyASLir8XG7M/tKK3TOcXtsnXeMQKywc P1GANmHSAG7IUCf+uZaIuaL9OWSY8btd6d0cgk7VtK+XA5gQmnY0gDmg9NEcoYKNb6uN ma36lufDX+0muBuUiJlw1Lj4wqpvL6mH89OWXTCuinrT3hpMHenO5x/heHAAziSHZtw9 ut0c5TnSSYa0xzvkwfc61HOUjD0XnjatepOOK3EM32x78S2YfvbmbbuixsRcgBCgJYus 6qBA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781155995; x=1781760795; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=aYSfvjUUsXy6KSwJpcj8qliovgKfc7INo7Pa3l0W2vI=; b=Ii6ZaEtVfbrtP7fb+/4Ksc5bWpsMDXFmv6rYQWOzyHjE4zqM889pRSrcOKZiLp3dxZ 3JwP5MgPeIfWzH2Vjx3ATLV+Da5I5tT5tdMo0bTfl/clTgsYNq+WljNCgbw+fVCDWQvs GNl03Cm4UG5ESBHvPSFusMjetjJpzt2CoViDZjjCFmD1qyodp1JjFX8C3Kx9q0XABfH2 oZWcc+aI3xCVV8ib1QdUIEYDsI+JRPl5x64gilRSO68DOL97i5mDV8RO11/omfHYPm5y ru9hly+1Zr0XY9NQJs8mIJpgdaBjgepN4UVigFsBOU128SFUuctl8fGQ4DIuRS/16s16 eCuQ== X-Gm-Message-State: AOJu0YxtdnUc7sNCD9DgAYffzbCK/y3HTM63tWEJxEPEWbo+ba7d/3mo N0oYvIDudgbu6y0U0sgaLZbgM+UhqEDjqiD1IqfThHklqQX9rGUxofXTe2lnsGjWv0/Lu/0cAyu bdGCdBuSDXKmnolviBCb/Wx4U31Sld2l3H/uzirpSWTBzXriaCPXK8apxcDw+EV3VIQ== X-Gm-Gg: Acq92OHcVQK9WnvO4kOb9Eiynmw4bS+yFWg1AJOItFmQ/y9/PUvZBuqZlb54QrBBUKR xqm080AouuJ2/4cDCx/5cLp1qmeIZ1mVIoc2me1VdkioB6CIfBmh/gEDR/QeGz5GN1EdIgYmmSZ 2N2NRvjcmTG11xYTwZv8ouz/asnE9q4cYMVkL2wHNBntfPN8LwjTstYOGQ8TlLWMSz6IXvmUzu4 WALmo86Y91+jhG4W4GQsp3vCn8NbHTf6+66iJvGuHmCbRKpZQAVJHAJ3hB9AC403kXlWu1eZ7kM fU29uT4/62mVV6e852bk15K2P965LGaASBxuIeDa7kPb48u6WgZgZcFSXPfABjqVNnTIUBJrKY3 jQM37T7pqmTwco5Z7OarOFi8+Jab1+ybgdxTNvCzyT0Ox0HMHAc2EYfpsozNR9uCxY4S/NRA/Eq uFttVl X-Received: by 2002:a05:7300:7301:b0:304:d32e:65e5 with SMTP id 5a478bee46e88-308047ef27emr1117918eec.8.1781155994697; Wed, 10 Jun 2026 22:33:14 -0700 (PDT) X-Received: by 2002:a05:7300:7301:b0:304:d32e:65e5 with SMTP id 5a478bee46e88-308047ef27emr1117893eec.8.1781155994152; Wed, 10 Jun 2026 22:33:14 -0700 (PDT) From: Brian Cain To: qemu-devel@nongnu.org Cc: brian.cain@oss.qualcomm.com, matheus.bernardino@oss.qualcomm.com, pierrick.bouvier@oss.qualcomm.com, ltaylorsimpson@gmail.com, philmd@mailo.org, philmd@oss.qualcomm.com, Brian Cain Subject: [PATCH v6] target/hexagon: Implement hexagon_tlb_fill() Date: Wed, 10 Jun 2026 22:32:33 -0700 Message-Id: <20260611053249.3918491-13-brian.cain@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20260611053249.3918491-1-brian.cain@oss.qualcomm.com> References: <20260611053249.3918491-1-brian.cain@oss.qualcomm.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Proofpoint-ORIG-GUID: -3InF6aWsIEJDUTfy1R0Uzf2CFN4s8ig X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDA1MiBTYWx0ZWRfX7MVUuX5Pm0sR An4zsuLIR/J5GuAWzoB34f7k9zY6YNdo7f22EC3L1SaVUcDVtkk/qPc0NWeIzfhI/FmP+cLZvq1 fbfJrkYuMY9Ch3kXs6Cs/NOF0qVRmaA= X-Proofpoint-GUID: -3InF6aWsIEJDUTfy1R0Uzf2CFN4s8ig X-Authority-Analysis: v=2.4 cv=UsRT8ewB c=1 sm=1 tr=0 ts=6a2a489b cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=COk6AnOGAAAA:8 a=pGLkceISAAAA:8 a=EUspDBNiAAAA:8 a=yz7b9sy1sBSXNk6fZdQA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDA1MiBTYWx0ZWRfX7IIxDxC1aiog 8K355bIFdqLUYlKveo0UE1nd4Mn2r6XQGR2HOwlf2rClUBZP1ju+mF+8LGwDu9ziBZxtm2hY6Cq BkNLjzVKY3DYv+cXN6CdInOAM8AF4Id8MGioIrBlMnbRJAaBhlhjc/NcbwZHygDa/y/u7CEyniP h0apr+FviwvAMryz5pllP8fb7V1VPS/6MLA01aUWq3Re3Ve69tUjI98sWzviriRz3I2oyCC2vVM Cuh5OLmweffZPfyZ4+mG6WbjbmX21CmhTAFUddbbvXc/c3WcbHky5Sabc989WnNzNJpNKnMaHOc mD0hN5/Xb2jZ6/oTgjOGfyRg61HIyQeS2ULutXySEIUyYmbJLCxNTCZH4YeLZv1GBDVOM8dwSow 3pdsOeh0jptb4/PZEjrBigM+yBcoJCXn/ug1a6P2cpJW+uaYqna6GsF9+vKSry0bCNfvg/8xZbt WN8PUnwP/flZcxi62YA== X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-11_01,2026-06-09_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 clxscore=1015 lowpriorityscore=0 spamscore=0 adultscore=0 bulkscore=0 suspectscore=0 impostorscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110052 Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists1p.gnu.org; Received-SPF: pass client-ip=205.220.168.131; envelope-from=brian.cain@oss.qualcomm.com; helo=mx0a-0031df01.pphosted.com X-Spam_score_int: -27 X-Spam_score: -2.8 X-Spam_bar: -- X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_MSPIKE_H2=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @qualcomm.com) X-ZM-MESSAGEID: 1781156086030158500 From: Brian Cain Reviewed-by: Taylor Simpson Signed-off-by: Brian Cain --- target/hexagon/cpu.c | 135 +++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 135 insertions(+) diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c index edde4b1db84..09c8b182c24 100644 --- a/target/hexagon/cpu.c +++ b/target/hexagon/cpu.c @@ -38,6 +38,8 @@ #include "qemu/main-loop.h" #include "hex_interrupts.h" #include "exec/cpu-interrupt.h" +#include "exec/target_page.h" +#include "hw/hexagon/hexagon_globalreg.h" #endif =20 static ObjectClass *hexagon_cpu_class_by_name(const char *cpu_model) @@ -475,6 +477,138 @@ static void hexagon_cpu_init(Object *obj) } =20 #ifndef CONFIG_USER_ONLY +static bool get_physical_address(CPUHexagonState *env, hwaddr *phys, int *= prot, + uint64_t *size, int32_t *excp, + uint32_t address, + MMUAccessType access_type, int mmu_idx) + +{ + if (hexagon_cpu_mmu_enabled(env)) { + return hex_tlb_find_match(env, address, access_type, phys, prot, s= ize, + excp, mmu_idx); + } else { + *phys =3D address & 0xFFFFFFFF; + *prot =3D PAGE_VALID | PAGE_READ | PAGE_WRITE | PAGE_EXEC; + *size =3D TARGET_PAGE_SIZE; + return true; + } +} + +/* qemu seems to only want to know about TARGET_PAGE_SIZE pages */ +static void find_qemu_subpage(vaddr *addr, hwaddr *phys, uint64_t page_siz= e) +{ + vaddr page_start =3D *addr & ~((vaddr)(page_size - 1)); + vaddr offset =3D ((*addr - page_start) / TARGET_PAGE_SIZE) * TARGET_PA= GE_SIZE; + *addr =3D page_start + offset; + *phys +=3D offset; +} + + +#define INVALID_BADVA 0xbadabada + +static void set_badva_regs(CPUHexagonState *env, uint32_t VA, int slot, + MMUAccessType access_type) +{ + env->t_sreg[HEX_SREG_BADVA] =3D VA; + + if (access_type =3D=3D MMU_INST_FETCH || slot =3D=3D 0) { + env->t_sreg[HEX_SREG_BADVA0] =3D VA; + env->t_sreg[HEX_SREG_BADVA1] =3D INVALID_BADVA; + SET_SSR_FIELD(env, SSR_V0, 1); + SET_SSR_FIELD(env, SSR_V1, 0); + SET_SSR_FIELD(env, SSR_BVS, 0); + } else if (slot =3D=3D 1) { + env->t_sreg[HEX_SREG_BADVA0] =3D INVALID_BADVA; + env->t_sreg[HEX_SREG_BADVA1] =3D VA; + SET_SSR_FIELD(env, SSR_V0, 0); + SET_SSR_FIELD(env, SSR_V1, 1); + SET_SSR_FIELD(env, SSR_BVS, 1); + } else { + g_assert_not_reached(); + } +} + +static void raise_tlbmiss_exception(CPUState *cs, uint32_t VA, int slot, + MMUAccessType access_type) +{ + CPUHexagonState *env =3D cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + + switch (access_type) { + case MMU_INST_FETCH: + cs->exception_index =3D HEX_EVENT_TLB_MISS_X; + if ((VA & ~TARGET_PAGE_MASK) =3D=3D 0) { + env->cause_code =3D HEX_CAUSE_TLBMISSX_CAUSE_NEXTPAGE; + } else { + env->cause_code =3D HEX_CAUSE_TLBMISSX_CAUSE_NORMAL; + } + break; + case MMU_DATA_LOAD: + cs->exception_index =3D HEX_EVENT_TLB_MISS_RW; + env->cause_code =3D HEX_CAUSE_TLBMISSRW_CAUSE_READ; + break; + case MMU_DATA_STORE: + cs->exception_index =3D HEX_EVENT_TLB_MISS_RW; + env->cause_code =3D HEX_CAUSE_TLBMISSRW_CAUSE_WRITE; + break; + } +} + +static void raise_perm_exception(CPUState *cs, uint32_t VA, int slot, + MMUAccessType access_type, int32_t excp) +{ + CPUHexagonState *env =3D cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + cs->exception_index =3D excp; +} + +static const char *access_type_names[] =3D { "MMU_DATA_LOAD ", "MMU_DATA_S= TORE", + "MMU_INST_FETCH" }; + +static const char *mmu_idx_names[] =3D { "MMU_USER_IDX", "MMU_GUEST_IDX", + "MMU_KERNEL_IDX" }; + +static bool hexagon_tlb_fill(CPUState *cs, vaddr address, int size, + MMUAccessType access_type, int mmu_idx, bool = probe, + uintptr_t retaddr) +{ + CPUHexagonState *env =3D cpu_env(cs); + int slot =3D 0; + hwaddr phys; + int prot =3D 0; + uint64_t page_size =3D 0; + int32_t excp =3D 0; + bool ret =3D 0; + + qemu_log_mask( + CPU_LOG_MMU, + "%s: tid =3D 0x%" PRIx32 ", pc =3D 0x%08" PRIx32 ", vaddr =3D 0x%0= 8" VADDR_PRIx + ", size =3D %d, %s,\tprobe =3D %d, %s\n", + __func__, env->threadId, env->gpr[HEX_REG_PC], address, size, + access_type_names[access_type], probe, mmu_idx_names[mmu_idx]); + ret =3D get_physical_address(env, &phys, &prot, &page_size, &excp, add= ress, + access_type, mmu_idx); + if (ret) { + if (!excp) { + find_qemu_subpage(&address, &phys, page_size); + tlb_set_page(cs, address, phys, prot, mmu_idx, TARGET_PAGE_SIZ= E); + return ret; + } + if (probe) { + return false; + } + raise_perm_exception(cs, address, slot, access_type, excp); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], + retaddr); + } + if (probe) { + return false; + } + raise_tlbmiss_exception(cs, address, slot, access_type); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], ret= addr); +} =20 static bool hexagon_cpu_exec_interrupt(CPUState *cs, int interrupt_request) { @@ -517,6 +651,7 @@ static const TCGCPUOps hexagon_tcg_ops =3D { .cpu_exec_interrupt =3D hexagon_cpu_exec_interrupt, .pointer_wrap =3D hexagon_pointer_wrap, .cpu_exec_reset =3D cpu_reset, + .tlb_fill =3D hexagon_tlb_fill, #endif /* !CONFIG_USER_ONLY */ }; =20 --=20 2.34.1